


TC5026BP DECADE COUNTER

TC5026BP is DECADE UP COUNTER with two reset functions, RESET (9) and RESET (0) and can be used as binary counter, quinary counter or decimal counter. When two inputs of RESET (0) are set to "H", the content of counter is reset to 0 regardless of the clock and when two inputs of RESET (9) are set to "H", it is set to 9. RESET (9) takes precedence over RESET (0). The outputs change their states at the falling edge of count inputs (IN_A and IN_B).



DIP 14 (3D14A-P)


ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V _{DD}	V _{SS} -0.5 ~ V _{SS} +20	V
Input Voltage	V _{IN}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 ~ V _{DD} +0.5	V
DC Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature Range	T _{stg}	-65 ~ 150	°C
Lead Temp./Time	T _{sol}	260°C · 10sec	

PIN ASSIGNMENT

2	IN _A	Q _A	10
9	IN _B	Q _B	11
3	R ₉ (1)	Q _C	12
4	R ₉ (2)	Q _D	13
5	R ₀ (1)		V _{DD} ; 14
6	R ₀ (2)		V _{SS} ; 7
			NC ; 1, 8

LOGIC DIAGRAM



TRUTH TABLE

RESET / COUNT MODE									
INPUTS					OUTPUTS				
IN _A , IN _B	R ₀ (1)	R ₀ (2)	R ₉ (1)	R ₉ (2)	Q _D	Q _C	Q _B	Q _A	
* H	H	L	*	*	L	L	L	L	
* H	H	H	*	*	L	L	L	L	
* *	*	*	H	H	H	L	L	H	
$\overline{1}$	*	L	*	L					COUNT
$\overline{1}$	L	*	L	*					COUNT
$\overline{1}$	L	*	*	L					COUNT
$\overline{1}$	*	L	L	*					COUNT
* Don't care									
COUNT MODE A					COUNT MODE B				
COUNT NO.	Q _D	Q _C	Q _B	Q _A	COUNT NO.	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L	0	L	L	L	L
1	L	L	H	L	1	L	L	H	L
2	L	H	L	L	2	L	L	H	L
3	L	H	H	L	3	L	L	H	H
4	H	L	L	L	4	L	H	L	L
5	L	H	L	H	5	L	H	L	H
6	L	H	H	L	6	L	H	H	L
7	L	H	H	H	7	L	H	H	H
8	H	L	L	L	8	H	L	L	L
9	H	L	L	H	9	H	L	L	H

A ; Separate mode.
B ; IN_B should be connected to Q_A

RECOMMENDED OPERATING CONDITIONS (VSS=0V)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	VDD	3	-	18	V
Input Voltage	VIN	0	-	VDD	V
Operating Temp.	Topr	-40	-	85	°C

ELECTRICAL CHARACTERISTICS (VSS=0V)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	VDD (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	VOH	IOUT < 1μA VIN = VSS, VDD	5 10 15	4.95 9.95 14.95	-	4.95 9.95 14.95	5.00 10.00 15.00	-	4.95 9.95 14.95	-	V
Low Level Output Voltage	VOL	IOUT < 1μA VIN = VSS, VDD	5 10 15	- - -	0.05 0.05 0.05	- - -	0.00 0.00 0.00	0.05 0.05 0.05	- - -	0.05 0.05 0.05	V
High Level Output Current	IOH	VOH = 4.6V VOH = 9.5V VOH = 13.5V VIN = VSS, VDD	5 10 15	-0.2 -0.5 -1.4	-	-0.16 -0.4 -1.2	-	-	-0.12 -0.3 -1.0	-	mA
Low Level Output Current	IOL	VOL = 0.4V VOL = 0.5V VOL = 1.5V VIN = VSS, VDD	5 10 15	0.52 1.3 3.6	-	0.44 1.1 3.0	-	-	0.36 0.9 2.4	-	mA
High Level Input Voltage	VIH	VOUT=0.5V, 4.5V VOUT=1.0V, 9.0V VOUT=1.5V, 13.5V IOUT < 1μA	5 10 15	3.5 7.0 11.0	-	3.5 7.0 11.0	2.75 5.5 8.25	-	3.5 7.0 11.0	-	V
Low Level Input Voltage	VIL	VOUT=0.5V, 4.5V VOUT=1.0V, 9.0V VOUT=1.5V, 13.5V IOUT < 1μA	5 10 15	- - -	1.5 3.0 4.0	-	2.25 4.5 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
Input Current	"H" Level	IIH	18	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L" Level	IIL	18	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μA
Quiescent Current Consumption	IDD	VIN = VSS, VDD *	5	-	20	-	0.005	20	-	150	μA
			10	-	40	-	0.010	40	-	300	μA
			15	-	80	-	0.015	80	-	600	μA

* All valid input combinations

SWITCHING CHARACTERISTICS (Ta=25°C, VSS=0V, CL=50pF)


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	VDD (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time	tTLH		5 10 15	- - -	130 65 50	400 200 160	ns
Output Fall Time	tTHL		5 10 15	- - -	100 50 40	200 100 80	

SWITCHING CHARACTERISTICS (Ta=25°C, VSS=0V, CL=50pF)


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	VDD(V)	MIN.	TYP.	MAX.	UNIT
(LOW-HIGH) Propagation Delay Time (INA, INB - Q)	tpLH		5	-	340	750	ns
			10	-	160	350	
			15	-	130	280	
(HIGH-LOW) Propagation Delay Time (INA, INB - Q)	tpHL		5	-	310	650	ns
			10	-	150	330	
			15	-	120	250	
(LOW-HIGH) Propagation Delay Time (R(0), R(9) - Q)	tpLH		5	-	350	700	ns
			10	-	150	300	
			15	-	120	250	
(HIGH-LOW) Propagation Delay Time (R(0), R(9) - Q)	tpHL		5	-	350	700	ns
			10	-	150	300	
			15	-	120	250	
Max. Clock Rise Time	t _{rCL}		5	20	-		μs
Max. Clock Fall Time	t _{fCL}		10	2.5	-		
			15	1.0	-		
Max. Clock Frequency (INA, INB)	t _{CL}		5	0.8	1.2	-	MHz
			10	1.5	2.5	-	
			15	2.0	3.2	-	
Min. Reset Pulse Width	t _w (RESET)		5	-	250	500	ns
			10	-	100	200	
			15	-	75	150	
Input Capacity	C _{IN}			-	5	7.5	pF

SWITCHING TIME TEST CIRCUIT

TEST CIRCUIT 1 tpLH, tpHL(INA, INB-Q)
f_{CL}




TEST CIRCUIT 2 tpLH, tpHL(R0, R9-Q)
t_w



SWITCHING TIME TEST WAVEFORMS

WAVEFORM 1. t_{pLH} , t_{pHL} ($IN_A, IN_B - Q$), f_{CL}



WAVEFORM 2. t_{pLH} , t_{pHL} [$R(0), R(9) - Q$], t_w

