

PR622X—PR6221/6224/6228/6229

Green-Power Current Mode PWM Power Switch

Features

- Build in Soft Start: 4mS
- Advanced Hiccup Mode Control For Improved Efficiency and Minimum Standby power Design
- Audio Noise Free Operation
- Fixed Operating Frequency :50KHz
- Build in Slope Compensation
- Low Startup Current and Low Operating

Current

- Leading Edge Blanking on Current Sense Input
- Under-Voltage Lockout (UVLO) with Hysteresis
- Overload Protection(OLP)
- Over-Voltage Protection(OVP)
- Auto- recovery Mode

Applications

- Battery Charger
- Digital Cameras and camcorder Adaptor
- VCR, SVR, DVD & DVCD Player SMPS
- Set-Top Box (STB) Power
- Auxiliary Power Supply for PC and Server
- Open-frame SMPS

General Description

PR622X combines a dedicated current mode PWM controller with a high voltage power MOSFET. It is optimized for high performance, low standby power, and cost effective off-line flyback converter applications in sub 24W range.


PR622X offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP),

VDD over voltage clamp and under voltage lockout (UVLO). Excellent EMI performance is achieved with frequency jitter technique together with soft switching control at the totem pole gate drive output.


PR622X is offered in Lead-free DIP-81.

PR622X is offered in Lead-free DIP-8L & SOP-8L package.


Block Diagram



Pin Assignment (DIP-8L & SOP-8L)



Typical Application



Pin Descriptions

Pin Name	Description
GND	Ground
FB Feedback input pin. The PWM duty cycle is determined by voltage le	
15	this pin and the current-sense signal at Pin 4.
VDD-G	Internal Gate Driver Power Supply
SENSE	Current sense input
VDD	IC DC power supply Input
Drain	HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the
Dialli	transformer.

Absolute Maximum Ratings

Parameter	Value
Drain Voltage (off state)	-0.3V to 600V
VDD Voltage	-0.3V to 30V
VDD-G Input Voltage	-0.3V to 30V
VDD Clamp Continuous Current	10 mA
FB Input Voltage	-0.3V to 7V
Sense Input Voltage	-0.3V to 7V
Min/Max Operating junction Temperature T _J	-20℃ to 150℃
Min/Max Storage Temperature T _{stg}	-55℃ to 160℃
Lead Temperature (Soldering, 10secs)	260℃

Note: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

Output Power Table

	Package	230VAC ±15%	85-265VAC
	raonago	Open Frame ¹	Open Frame ¹
PR6221T	DIP-8L	10W	8.5W
PR6224S	SOP-8L	10W	8W
PR6224T	DIP-8L	15W	12W
PR6228T	DIP-8L	21W	18W
PR6229T	DIP-8L	28W	24W

Notes:

1. Maximum practical continuous power in an open frame design with sufficient drain pattern as a heat sink, at 50° C ambient.

Electrical Characteristics

(Ta=25°C unless otherwise noted, VDD = 16V)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
Supply Voltage (VDD)							
${ m I}_{ m startup}$	VDD Start up Current	VDD=14.1V, Measure Leakage current into VDD		3	20	uA	
I_VDD (Operation)	Operation Current	V _{FB} =3V		2		mA	
UVLO(ON)	VDD Under Voltage Lockout Enter		8.5	9	9.5	V	
UVLO(OFF)	VDD Under Voltage Lockout Exit(Recovery)		14.2	14.8	16	V	
OVP(ON)	Over voltage protection voltage	CS=0V, FB=3V Ramp up VDD until gate clock is off	27.0	28.5	30.0	V	
VDD_Clamp	VDD Zener clamp Voltage	I _{DD} =10mA		30		V	
Feedback Inp	ut Section(FB pin)						
V _{FB} _Open	V _{FB} Open Loop Voltage		5.4	5.6	6.0	V	
I _{FB} _Short	FB pin short circuit current	Short FB pin to GND and measure current		1.55		mA	
V _{TH} _0D	Zero Duty Cycle FB Threshold Voltage			0.8		V	
V _{TH} _PL	Power Limiting FB Threshold Voltage			3.7		V	
T _D _PL	Power Limiting Debounce Time			50		mS	
Z _{FB} _IN	Input Impedance			4		ΚΩ	
Current Sense Input(Sense Pin)							
Soft start time				4		ms	
T_blanking	Leading edge blanking time			300		ns	

Z _{SENSE} _IN	Input Impedance				40		ΚΩ
T _D _OC	Over Current Detection and Control Delay	From Over Current Occurs till the Gate drive output start to turn off			120		nS
V _{TH} _OC	Internal Current Limiting Threshold Voltage	FB=3.3V		0.76	0.8	0.82	V
Oscillator							
Fosc	Normal Oscillation Frequency			45	50	55	KHz
Δ f_Temp	Frequency Temperature Stability				5		%
Δ f_VDD	Frequency Voltage Stability				5		%
D_max	Maximum duty cycle	FB=3.3V, CS=0V		70	80	90	%
F_Hiccup	Hiccup Mode Base Frequency				22		KHz
Power MOSF	ET Section						
BV _{dss}	MOSFET Drain Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA		600			V
	Static Drain to Source On Resistance		PR6221T		8.0	9.5	Ω
		V _{GS} =10V, PR62241	PR6224S		5.0	5.8	Ω
RDS(on)			PR6224T		5.0	5.8	Ω
			PR6228T		3.0	3.6	Ω
			PR6229T		2.0	2.5	Ω
Frequency jitting							
Δ f_SOC	Frequency Modulation range /Base frequency			-4		4	%

Operation Description

The PR622X is a low power off-line SMPS Switcher optimized for off-line flyback converter applications in sub 24W power range. The Hiccup mode control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

Startup Current and Start up Control

Startup current of PR622X is designed to be very low so that VDD could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application. For AC/DC adaptor with universal input range design, a 2 M Ω , 1/8 W startup resistor could be used together with a VDD capacitor to provide a fast startup and yet low power dissipation design solution.

Operation current

The Operation current of PR622X is lower than 2 mA. Good efficiency is achieved with PR622X low operating current together with the 'Advanced Hiccup mode' control features.

Soft Start

PR622X features an internal 4 ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as VDD reaches UVLO(OFF), the peak current is gradually increased from nearly zero to the maximum level. Every restart up is followed by a soft start.

Oscillator Normal Operation

The normal switching frequency of PR622X is internally fixed at 50 KHz. No external frequency setting components are required for PCB design simplification.

Frequency jitting for EMI improvement

The frequency jitter (switching frequency modulation) is implemented in PR622X. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

Advanced Hiccup Mode Operation

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy. The switching frequency is internally adjusted at no load or light load condition. The switch frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below Hiccup mode threshold level and device enters Hiccup Mode control. The Gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state to minimize the switching loss and reduce the standby power consumption to the greatest extend.

The switching frequency control also eliminates the audio noise at any loading conditions.

Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in PR622X current mode PWM control. The switch current is detected by sense resistor into the sense pin. An internal leading edge blank circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of internal power MOSFET so that the external RC filtering on sense input is no longer needed. The current limiting comparator is disabled and cannot turn off the internal power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Drive

The internal power MOSFET in PR622X is driven by a dedicated gate driver for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between VDD and VDDG, the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

Protection Controls


Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP); Over load Protection (OLP); Under Voltage Lockout on VDD (UVLO); Over voltage protection (OVP) and VDD clamp function.


The OCP is line voltage compensated to achieve constant output power limit over the universal input voltage range.


At overload condition when FB input voltage exceeds power limit threshold value for more than TD_PL, control circuit reacts to shut down the switcher. Switcher restarts when VDD voltage drops below UVLO limit. VDD is supplied by transformer auxiliary winding output. When VDD ramp up to OVP threshold voltage (28.5V), the output of PR622X will be shut down, when VDD drops below UVLO(ON) limit and Switcher enters power on start-up sequence thereafter. When VDD is higher than VDD clamp threshold voltage, the internal VDD clamp circuitry will clamp VDD to 30V, and the output of PR622X is shut down also.


Characterization Plots


The characteristic graphs are normalized at TA=25℃.















Package Dimensions


DIP-8L



Dimensions

SYMBOL	MILLIMETER				
STWIBOL	MIN.	NOM	MAX.		
А	3.60	3.80	4.00		
A1	0.51				
A2	3.00	3.30	3.40		
A3	1.55	1.60	1.65		
b	0.44		0.53		
b1	0.43	0.46	0.48		
B1		1.52BSC			
С	0.24		0.32		
c1	0.23	0.25	0.27		
D	9.05	9.25	9.45		
E1	6.15	6.35	6.55		
е	2.54BSC				
eA	7.62BSC				
eB	7.80		9.20		
eC	0		0.84		
L	3.00				

SOP-8L



Dimensions

Symbol	Millimeter				
Symbol	Min.	Nom.	Max.		
A			1.75		
A1	0.10		0.225		
A2	1.30	1.40	1.50		
A3	0.60	0.65	0.70		
b	0.39		0.48		
b1	0.38	0.41	0.43		
С	0.21		0.26		
c1	0.19	0.20	0.21		
D	4.70	4.90	5.10		
Е	5.80	6.00	6.20		
E1	3.70	3.90	4.10		
е		1.27BSC			
h	0.25		0.50		
L	0.50		0.80		
L1	1.05BSC				
θ°	0°		8°		