




COMPLIANT

### **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	- 60				
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = - 10 V	0.28			
Q <sub>g</sub> (Max.) (nC)	19				
Q <sub>gs</sub> (nC)	5.4				
Q <sub>gd</sub> (nC)	11				
Configuration	Single	Single			



P-Channel MOSFET

#### **FEATURES**

- Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR9024, SiHFR9024)
- Straight Lead (IRFU9024, SiHFU9024)
- · Available in Tape and Reel
- P-Channel
- · Fast Switching
- · Lead (Pb)-free Available

#### **DESCRIPTION**

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effictiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU,SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surcace mount applications.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)	
Lead (Pb)-free	IRFR9024PbF	IRFR9024TRPbFa	IRFR9024TRLPbFa	IRFR9024TRRPbFa	IRFU9024PbF	
	SiHFR9024-E3	SiHFR9024T-E3a	SiHFR9024TL-E3 <sup>a</sup>	SiHFR9024TR-E3a	SiHFU9024-E3	
SnPb	IRFR9024	IRFR9024TR <sup>a</sup>	IRFR9024TRL <sup>a</sup>	-	IRFU9024	
	SiHFR9024	SiHFR9024T <sup>a</sup>	SiHFR9024TL <sup>a</sup>	-	SiHFU9024	

#### Note

a. See device orientation.

<b>ABSOLUTE MAXIMUM RATINGS</b> T	$_{\rm C}$ = 25 $^{\circ}$ C, unless otherw	ise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		$V_{DS}$	- 60	V	
Gate-Source Voltage		$V_{GS}$	± 20	1 v	
Continuous Drain Current	$V_{GS}$ at - 10 V $T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	1	- 8.8		
	$T_C = 100 ^{\circ}$ C	I <sub>D</sub>	- 5.6	Α	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	- 35			
Linear Derating Factor			0.33	W/°C	
Linear Derating Factor (PCB Mount)e		0.020	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	300	mJ		
Repetitive Avalanche Current <sup>a</sup>		I <sub>AR</sub>	- 8.8	А	
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	5.0	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	В	42	W	
Maximum Power Dissipation (PCB Mount)e	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5		
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	- 4.5	V/ns	
Operating Junction and Storage Temperature Rang	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s	260 <sup>d</sup>		]	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD} = -25 \text{ V}$ , starting  $T_J = 25 \,^{\circ}\text{C}$ ,  $L = 4.5 \,\text{mH}$ ,  $R_G = 25 \,\Omega$ ,  $I_{AS} = -8.8 \,\text{A}$  (see fig. 12).
- c.  $I_{SD} \le$  11 A,  $dI/dt \le$  140 A/ $\mu s$ ,  $V_{DD} \le V_{DS}$ ,  $T_J \le$  150 °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

## IRFR9024, IRFU9024, SiHFR9024, SiHFU9024

# Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	3.0	

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

<b>SPECIFICATIONS</b> $T_J = 25  ^{\circ}\text{C}$ ,	unless other	wise noted					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	$V_{DS}$	V <sub>GS</sub> :	= 0 V, I <sub>D</sub> = 250 μA	- 60	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	ce to 25 °C, I <sub>D</sub> = 1 mA	-	- 0.063	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	- V <sub>GS</sub> , I <sub>D</sub> = 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	,	V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current		V <sub>DS</sub> =	V <sub>DS</sub> = - 60 V, V <sub>GS</sub> = 0 V		-	- 100	4
	I <sub>DSS</sub>	V <sub>DS</sub> = - 48 \	', V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	- 500	μΑ
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 5.3 A <sup>b</sup>	-	-	0.28	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	- 25 V, I <sub>D</sub> = - 5.3 A	2.9	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V,		-	570	-	
Output Capacitance	C <sub>oss</sub>	Ī .	V <sub>DS</sub> = - 25 V,	-	360	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0 MHz		-	65	-	1
Total Gate Charge	Qg			-	-	19	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = - 10 V	$V_{GS} = -10 \text{ V}$ $I_D = -11 \text{ A}, V_{DS} = -48 \text{ V},$ see fig. 6 and 13 <sup>b</sup>		-	5.4	nC
Gate-Drain Charge	Q <sub>gd</sub>	1			-	11	
Turn-On Delay Time	t <sub>d(on)</sub>			-	13	-	
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 30 V, $I_D$ = - 11 A, $R_G$ = 18 $\Omega$ , $R_D$ = 2.5 $\Omega$ , see fig. 10 <sup>b</sup>		-	68	-	ns
Turn-Off Delay Time	t <sub>d(off)</sub>			-	15	-	
Fall Time	t <sub>f</sub>			-	29	-	
Internal Drain Inductance	L <sub>D</sub>		Between lead, 6 mm (0.25") from		4.5	-	
Internal Source Inductance	L <sub>S</sub>	package and center of die contact		-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s	1					
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 8.8	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	- 35	A
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = -8.8 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	- 6.3	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = -11 A, dl/dt = 100 A/μs <sup>b</sup>		-	100	200	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.32	0.64	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic tu	on is dor	ninated by	L <sub>S</sub> and I	L <sub>D</sub> )	

### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %.

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics,  $T_C = 25$  °C




Fig. 2 -Typical Output Characteristics,  $T_C = 150 \, ^{\circ}C$ 

-V<sub>DS</sub>, Drain-to-Source Voltage (volts)




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

## IRFR9024, IRFU9024, SiHFR9024, SiHFU9024

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

## IRFR9024, IRFU9024, SiHFR9024, SiHFU9024

## Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

### Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



V<sub>GS</sub> = - 5 V for logic level and - 3 V drive devices

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91278">www.vishay.com/ppg?91278</a>.



Vishay

### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com