

Data Sheet

December 2001

70A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diodes

The HGT1Y40N60B3D is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The IGBT used is the development type TA49052. The diode used in anti-parallel with the IGBT is the development type TA49063.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


Formerly Developmental Type TA49365.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGT1Y40N60B3D	TO-264	G40N60B3D

NOTE: When ordering, use the entire part number.

Symbol




Features

- 70A, 600V, T_C = 25^oC
- · 600V Switching SOA Capability
- Typical Fall Time 100ns at T_J = 150°C
- · Short Circuit Rating
- · Low Conduction Loss

Packaging

JEDEC STYLE TO-264



FAIRC	HILD CORPORA	TION IGBT PROD	UCT IS COVERE	D BY ONE OR MO	RE OF THE FOLI	LOWING U.S. PAT	ENTS
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4.888.627	4.890.143	4.901.127	4.904.609	4.933.740	4.963.951	4.969.027	

HGT1Y40N60B3D

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	HGT1Y40N60B3D	UNITS
Collector to Emitter Voltage	600	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$	70	Α
At $T_C = 110^{\circ}C$ I_{C110}	40	Α
Average Diode Forward Current at 110°CI _(AVG)	40	Α
Collector Current Pulsed (Note 1)	330	Α
Gate to Emitter Voltage Continuous	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at $T_J = 150^{\circ}$ C, Figure 2	100A at 600V	
Power Dissipation Total at T _C = 25 ^o C	290	W
Power Dissipation Derating T _C > 25°C	2.33	W/ ^o C
Reverse Voltage Avalanche Energy	100	mJ
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15V	2	μs
Short Circuit Withstand Time (Note 2) at V _{GE} = 10Vt _{SC}	10	μs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Pulse width limited by maximum junction temperature.
- 2. $V_{CE(PK)} = 360V$, $T_J = 125^{\circ}C$, $R_G = 3\Omega$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV _{CES}	I _C = 250μA, V _{GE} = 0V		600	-	-	V
Collector to Emitter Leakage Current	I _{CES}	V _{CE} = BV _{CES}	$T_{C} = 25^{\circ}C$	-	-	100	μΑ
		V _{CE} = BV _{CES}	$T_{C} = 150^{\circ}C$	-	-	6.0	mA
Collector to Emitter Saturation Voltage	V _{CE(SAT)}	I _C = I _{C110} ,	$T_{C} = 25^{\circ}C$	-	1.4	2.0	V
		$V_{GE} = 15V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	1.5	2.3	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	I _C = 250μA, V _{CE} = V _{GE}		3.0	4.8	6.0	V
Gate to Emitter Leakage Current	I _{GES}	V _{GE} = ±20V		-	-	±100	nA
Switching SOA	SSOA		V _{CE} = 480V	200	-	-	А
$ \begin{array}{c} R_{G} = 3\Omega \\ V_{GE} = 15V \\ L = 100\mu H \end{array} $	V _{GE} = 15V	V _{CE} = 600V	100	-	-	А	
Gate to Emitter Plateau Voltage	V _{GEP}	I _C = I _{C110} , V _{CE} = 0.5 BV _{CES}		-	7.5	-	V
On-State Gate Charge	Q _{G(ON)}	$I_{C} = I_{C110},$ $V_{CE} = 0.5 \text{ BV}_{CES}$ $V_{GE} = 15V$ $V_{GE} = 20V$		-	250	330	nC
				-	335	435	nC
Current Turn-On Delay Time	t _d (ON)I	$ \begin{array}{c c} \text{IGBT and Diode Both at } T_J = 25^{\text{O}}\text{C} & - \\ \text{I}_{\text{CE}} = I_{\text{C110}} & - \\ \text{V}_{\text{CE}} = 0.8 \text{ BV}_{\text{CES}} \\ \text{V}_{\text{GE}} = 15\text{V} & - \\ \text{R}_{\text{G}} = 3\Omega & - \\ \text{L} = 100 \mu\text{H} & - \\ \text{Test Circuit (Figure 19)} & - \\ \end{array} $		-	47	-	ns
Current Rise Time	t _{rl}			35	-	ns	
Current Turn-Off Delay Time	^t d(OFF)I			-	170	200	ns
Current Fall Time	t _{fl}			-	50	100	ns
Turn-On Energy	E _{ON}			-	1050	1200	μЈ
Turn-Off Energy (Note 1)	E _{OFF}		-	800	1400	μЈ	

HGT1Y40N60B3D

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Turn-On Delay Time	t _d (ON)I	IGBT and Diode Both at T _J = 150°C	-	47	-	ns
Current Rise Time	t _{rl}		-	35	-	ns
Current Turn-Off Delay Time	^t d(OFF)I	$V_{GE} = 15V$ $R_{G} = 3\Omega$	-	285	375	ns
Current Fall Time	t _{fl}	L = 100μH	-	100	175	ns
Turn-On Energy	E _{ON}	Test Circuit (Figure 19)	-	1850	-	μЈ
Turn-Off Energy (Note 1)	E _{OFF}		-	2000	-	μЈ
Diode Forward Voltage	V _{EC}	I _{EC} = 40A	-	2.0	2.5	V
Diode Reverse Recovery Time	t _{rr}	$I_{EC} = 40A$, $dI_{EC}/dt = 100A/\mu s$	-	50	65	ns
		$I_{EC} = 1.0A$, $dI_{EC}/dt = 100A/\mu s$	-	38	40	ns
Thermal Resistance Junction To Case	$R_{ heta JC}$	IGBT	-	-	0.43	°C/W
Thermal Resistance Junction To Case	$R_{ heta JC}$	Diode	-	-	1.2	°C/W

NOTE:

Typical Performance Curves (Unless Otherwise Specified)




FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA

^{3.} Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include losses due to diode recovery.

Typical Performance Curves (Unless Otherwise Specified) (Continued)




FIGURE 3. OPERATING FREQUENCY VS COLLECTOR TO EMITTER CURRENT




FIGURE 5. COLLECTOR TO EMITTER ON STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 6. COLLECTOR TO EMITTER ON STATE VOLTAGE




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT

Typical Performance Curves (Unless Otherwise Specified) (Continued)




FIGURE 9. TURN-ON DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT





FIGURE 14. GATE CHARGE WAVEFORM

©2001 Fairchild Semiconductor Corporation

Typical Performance Curves (Unless Otherwise Specified) (Continued)






FIGURE 15. VfDIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP

FIGURE 16. RECOVERY TIMES vs FORWARD CURRENT




FIGURE 17. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 18. NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

©2001 Fairchild Semiconductor Corporation HGTG40N60B3 Rev. B

Test Circuit and Waveform




FIGURE 19. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 20. SWITCHING TEST WAVEFORM

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBDTM LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 10. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1}=0.05/(t_{d(OFF)I}+t_{d(ON)I}).$ Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 20. Device turn-off delay can establish an additional frequency limiting condition for an application other than $T_{JM}.\ t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON}).$ The allowable dissipation (P_D) is defined by $P_D = (T_{JM} - T_C)/R_{\theta JC}.$ The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 3) and the conduction losses (PC) are approximated by $P_C = (V_{CE} \times I_{CE})/2.$

 E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 20. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero ($I_{CE} = 0$).

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM}

EnSigna™ MicroFET™ QT Optoelectronics™ TruTranslation™
FACT™ MicroPak™ Quiet Series™ UHC™
FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER® UltraFET®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.