Smart High-Side Power Switch
# Two Channels: 2 x 30mΩ
Current Sense

Product Summary

Operating Voltage	$V_{bb(on)}$	5.0...34V	
	Active channels	one	two parallel
On-state Resistance	R_{ON}	30mΩ	15mΩ
Nominal load current	$I_{L(NOM)}$	5.5A	8.5A
Current limitation	$I_{L(SCr)}$	24A	24A

Package

P-DSO-20-9

General Description
- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS® technology.
- Fully protected by embedded protection functions

Applications
- µC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Basic Functions
- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Fast demagnetization of inductive loads
- Logic ground independent from load ground

Protection Functions
- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions
- Proportinal load current sense
- Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state

Functional diagram

Pin Definitions and Functions

Pin	Symbol	Function
1,10, 11,12, 15,16, 19,20	V_{bb}	**Positive power supply voltage**. Design the wiring for the simultaneous max. short circuit currents from channel 1 to 2 and also for low thermal resistance
3	IN1	**Input 1,2**, activates channel 1,2 in case of
7	IN2	logic high signal
17,18	OUT1	**Output 1,2**, protected high-side power output
13,14	OUT2	of channel 1,2. Both pins of each output have to be connected in parallel for operation according ths spec (e.g. k_{ilis}). Design the wiring for the max. short circuit current
4	ST1	**Diagnostic feedback 1,2** of channel 1,2,
8	ST2	open drain, invers to input level
2	GND1	**Ground 1** of chip 1 (channel 1)
6	GND2	**Ground 2** of chip 2 (channel 2)
5	IS1	**Sense current output 1,2;** proportional to the
9	IS2	load current, zero in the case of current limitation of the load current

Pin configuration

(top view)

V_{bb}	1 ●	20	V_{bb}
GND1	2	19	V_{bb}
IN1	3	18	OUT1
ST1	4	17	OUT1
IS1	5	16	V_{bb}
GND2	6	15	V_{bb}
IN2	7	14	OUT2
ST2	8	13	OUT2
IS2	9	12	V_{bb}
V_{bb}	10	11	V_{bb}

Maximum Ratings   at $T_j = 25°C$ unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 4)	V_{bb}	43	V
Supply voltage for full short circuit protection $T_{j,start} = -40 ...+150°C$	V_{bb}	34	V
Load current (Short-circuit current, see page 6)	I_L	self-limited	A
Load dump protection[1] $V_{LoadDump} = V_A + V_s$, $V_A = 13.5$ V R_I[2] $= 2\,\Omega$, $t_d = 200$ ms; IN = low or high, each channel loaded with $R_L = 7.0\ \Omega$,	$V_{Load\,dump}$[3]	60	V
Operating temperature range Storage temperature range	T_j T_{stg}	-40 ...+150 -55 ...+150	°C
Power dissipation (DC)[4] $T_a = 25°C$: (all channels active) $T_a = 85°C$:	P_{tot}	3.8 2.0	W
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150°C$[4], $I_L = 5.5$ A, $E_{AS} = 370$ mJ, $0\,\Omega$ one channel: $I_L = 8.5$ A, $E_{AS} = 790$ mJ, $0\,\Omega$ two parallel channels: see diagrams on page 11	Z_L	18 16	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5kΩ; C=100pF	V_{ESD}	1.0 4.0 8.0	kV
Input voltage (DC)	V_{IN}	-10 ... +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 10	I_{IN} I_{ST} I_{IS}	±2.0 ±5.0 ±14	mA

Thermal Characteristics

Parameter and Conditions	Symbol	Values			Unit
		min	typ	Max	
Thermal resistance junction - soldering point[4],[5] each channel:	R_{thjs}	--	--	12	K/W
junction - ambient[4] one channel active: all channels active:	R_{thja}	-- --	40 33	-- --	

---

[1]   Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150Ω resistor for the GND connection is recommended.

[2] R_I = internal resistance of the load dump test pulse generator

[3] $V_{Load\,dump}$ is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

[4]   Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 16

[5]   Soldering point: upper side of solder edge of device pin 15. See page 16

Electrical Characteristics

Parameter and Conditions, each of the two channels at T_j = -40...+150°C, V_{bb} = 12 V unless otherwise specified	Symbol	Values			Unit
		min	typ	max	
Load Switching Capabilities and Characteristics					
On-state resistance (V_{bb} to OUT); I_L = 5 A					
each channel, T_j = 25°C:	R_{ON}	--	27	30	mΩ
T_j = 150°C:			54	60	
two parallel channels, T_j = 25°C:			14	15	
Output voltage drop limitation at small load currents, see page 15 I_L = 0.5 A T_j =-40...+150°C:	$V_{ON(NL)}$	--	50	--	mV
Nominal load current one channel active:	$I_{L(NOM)}$	4.9	5.5	--	A
two parallel channels active:		7.8	8.5		
Device on PCB[6], T_a = 85°C, $T_j \le$ 150°C					
Output current while GND disconnected or pulled up; V_{bb} = 30 V, V_{IN} = 0, see diagram page 11; (not tested specified by design)	$I_{L(GNDhigh)}$	--	--	8	mA
Turn-on time[7] IN ⌐ to 90% V_{OUT}:	t_{on}	25	70	150	µs
Turn-off time IN ⌐ to 10% V_{OUT}:	t_{off}	25	80	200	
R_L = 12 Ω					
Slew rate on[7] 10 to 30% V_{OUT}, R_L = 12 Ω:	dV/dt_{on}	0.1	--	1	V/µs
Slew rate off[7] 70 to 40% V_{OUT}, R_L = 12 Ω:	$-dV/dt_{off}$	0.1	--	1	V/µs

Operating Parameters

		min	typ	max	
Operating voltage[8]	$V_{bb(on)}$	5.0	--	34	V
Undervoltage shutdown	$V_{bb(under)}$	3.2	--	5.0	V
Undervoltage restart T_j =-40...+25°C:	$V_{bb(u\,rst)}$	--	4.5	5.5	V
T_j =+150°C:				6.0	
Undervoltage restart of charge pump see diagram page 14 T_j =-40...+25°C:	$V_{bb(ucp)}$	--	4.7	6.5	V
T_j =150°C:		--	--	7.0	
Undervoltage hysteresis $\Delta V_{bb(under)}$ = $V_{bb(u\,rst)}$ - $V_{bb(under)}$	$\Delta V_{bb(under)}$	--	0.5	--	V
Overvoltage shutdown	$V_{bb(over)}$	34	--	43	V
Overvoltage restart	$V_{bb(o\,rst)}$	33	--	--	V

---

[6] Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70µm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 16

[7] See timing diagram on page 12.

[8] At supply voltage increase up to V_{bb}= 4.7 V typ without charge pump, $V_{OUT} \approx V_{bb}$ - 2 V

Parameter and Conditions, each of the two channels at T_j = -40...+150°C, V_{bb} = 12 V unless otherwise specified	Symbol	Values			Unit
		min	typ	max	
Overvoltage hysteresis	$\Delta V_{bb(over)}$	--	1	--	V
Overvoltage protection[9] T_j =-40: I_{bb}=40 mA T_j =+25...+150°C:	$V_{bb(AZ)}$	41 43	-- 47	-- 52	V
Standby current[10] T_j =-40°C...25°C: V_{IN} = 0; see diagram page 10 T_j =150°C:	$I_{bb(off)}$	-- --	8 24	30 50	µA
Leakage output current (included in $I_{bb(off)}$) V_{IN} = 0	$I_{L(off)}$	--	--	20	µA
Operating current [11], V_{IN} = 5V, I_{GND} = I_{GND1} + I_{GND2}, one channel on: two channels on:	I_{GND}	-- --	1.2 2.4	3 6	mA

Protection Functions[12]

	Symbol	min	typ	max	Unit
Current limit, (see timing diagrams, page 13) T_j =-40°C: T_j =25°C: T_j =+150°C:	$I_{L(lim)}$	48 40 31	56 50 37	65 58 45	A
Repetitive short circuit current limit, T_j = T_{jt} each channel two parallel channels (see timing diagrams, page 13)	$I_{L(SCr)}$	-- --	24 24	-- --	A
Initial short circuit shutdown time $T_{j,start}$ =25°C: (see timing diagrams on page 13)	$t_{off(SC)}$	--	2.0	--	ms
Output clamp (inductive load switch off)[13] at $V_{ON(CL)}$ = V_{bb} - V_{OUT}, I_L= 40 mA T_j =-40°C: T_j =25°C...150°C:	$V_{ON(CL)}$	41 43	-- 47	-- 52	V
Thermal overload trip temperature	T_{jt}	150	--	--	°C
Thermal hysteresis	ΔT_{jt}	--	10	--	K

---

[9] Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150 Ω resistor in the GND connection is recommended). See also $V_{ON(CL)}$ in table of protection functions and circuit diagram page 10.

[10] Measured with load; for the whole device; all channels off

[11] Add I_{ST}, if I_{ST} > 0

[12] Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

[13] If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest $V_{ON(CL)}$

Parameter and Conditions, each of the two channels at T_j = -40...+150°C, V_{bb} = 12 V unless otherwise specified	Symbol	Values			Unit
		min	typ	max	

Reverse Battery

Parameter and Conditions	Symbol	min	typ	max	Unit
Reverse battery voltage [14]	$-V_{bb}$	--	--	32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) I_L = - 4.0 A, T_j = +150°C	$-V_{ON}$	--	600	--	mV

Diagnostic Characteristics

Parameter and Conditions	Symbol	min	typ	max	Unit
Current sense ratio[15], static on-condition, V_{IS} = 0...5 V, $V_{bb(on)}$ = 6.5[16]...27V, k_{ILIS} = I_L / I_{IS} T_j = -40°C, I_L = 5 A:	k_{ILIS}	4350	4800	5800	
T_j= -40°C, I_L= 0.5 A:		3100	4800	7800	
T_j= 25...+150°C, I_L= 5 A:		4350	4800	5350	
T_j= 25...+150°C, I_L = 0.5 A:		3800	4800	6300	
Current sense output voltage limitation T_j = -40 ...+150°C I_{IS} = 0, I_L = 5 A:	$V_{IS(lim)}$	5.4	6.1	6.9	V
Current sense leakage/offset current T_j = -40 ...+150°C V_{IN}=0, V_{IS} = 0, I_L = 0:	$I_{IS(LL)}$	0	--	1	μA
V_{IN}=5 V, V_{IS} = 0, I_L = 0:	$I_{IS(LH)}$	0	--	15	
V_{IN}=5 V, V_{IS} = 0, V_{OUT} = 0 (short circuit) ($I_{IS(SH)}$ not tested, specified by design)	$I_{IS(SH)}$	0	--	10	
Current sense settling time to $I_{IS\ static}$±10% after positive input slope, I_L = 0 ⌐ 5 A (not tested, specified by design)	$t_{son(IS)}$	--	--	300	μs
Current sense settling time to 10% of I_{IS} static after negative input slope, I_L = 5 ⌐ 0 A (not tested, specified by design)	$t_{soff(IS)}$	--	30	100	μs
Current sense rise time (60% to 90%) after change of load current I_L = 2.5 ⌐ 5 A (not tested, specified by design)	$t_{slc(IS)}$	--	10	--	μs
Open load detection voltage[17] (off-condition)	$V_{OUT(OL)}$	2	3	4	V
Internal output pull down (pin 17,18 to 2 resp. 13,14 to 6), V_{OUT}=5 V	R_O	5	15	40	kΩ

---

[14] Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 10).

[15] This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device.
In the case of current limitation the sense current I_{IS} is zero and the diagnostic feedback potential V_{ST} is High. See figure 2c, page 13.

[16] Valid if $V_{bb(u\ rst)}$ was exceeded before.

[17] External pull up resistor required for open load detection in off state.

Parameter and Conditions, each of the two channels at T_j = -40...+150°C, V_{bb} = 12 V unless otherwise specified	Symbol	Values			Unit
		min	typ	max	

Input and Status Feedback[18]

Parameter and Conditions	Symbol	min	typ	max	Unit
Input resistance (see circuit page 10)	R_I	3.0	4.5	7.0	kΩ
Input turn-on threshold voltage	$V_{IN(T+)}$	--	--	3.5	V
Input turn-off threshold voltage	$V_{IN(T-)}$	1.5	--	--	V
Input threshold hysteresis	$\Delta V_{IN(T)}$	--	0.5	--	V
Off state input current V_{IN} = 0.4 V:	$I_{IN(off)}$	1	--	50	µA
On state input current V_{IN} = 5 V:	$I_{IN(on)}$	20	50	90	µA
Delay time for status with open load after Input neg. slope (see diagram page 14)	$t_{d(ST\ OL3)}$	--	400	--	µs
Status delay after positive input slope (not tested, specified by design)	$t_{don(ST)}$	--	13	--	µs
Status delay after negative input slope (not tested, specified by design)	$t_{doff(ST)}$	--	1	--	µs
Status output (open drain) Zener limit voltage T_j =-40...+150°C, I_{ST} = +1.6 mA:	$V_{ST(high)}$	5.4	6.1	6.9	V
ST low voltage T_j =-40...+25°C, I_{ST} = +1.6 mA:	$V_{ST(low)}$	--	--	0.4	
T_j = +150°C, I_{ST} = +1.6 mA:		--	--	0.7	
Status leakage current, V_{ST} = 5 V, T_j=25 ... +150°C:	$I_{ST(high)}$	--	--	2	µA

---

[18] If ground resistors R_{GND} are used, add the voltage drop across these resistors.

Truth Table

	Input 1	Output 1	Status 1	Current Sense 1
	Input 2	Output 2	Status 2	Current Sense 2
	level	level	level	I_{IS}
Normal operation	L	L	H	0
	H	H	L	nominal
Current-limitation	L	L	H	0
	H	H	H	0
Short circuit to GND	L	L	H	0
	H	L[19]	H	0
Over-temperature	L	L	H	0
	H	L	H	0
Short circuit to V_{bb}	L	H	L[20]	0
	H	H	L	<nominal [21]
Open load	L	L[22]	H (L[23])	0
	H	H	L	0
Undervoltage	L	L	H	0
	H	L	L	0
Overvoltage	L	L	H	0
	H	L	L	0
Negative output voltage clamp	L	L	H	0

L = "Low" Level   X = don't care   Z = high impedance, potential depends on external circuit
H = "High" Level   Status signal after the time delay shown in the diagrams (see fig 5. page 14)
Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

[19] The voltage drop over the power transistor is V_{bb}-V_{OUT} > 3V typ. Under this condition the sense current I_{IS} is zero

[20] An external short of output to V_{bb}, in the off state, causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the $V_{ST\,low}$ signal may be errorious.

[21] Low ohmic short to V_{bb} may reduce the output current I_L and therefore also the sense current I_{IS}.

[22] Power Transistor off, high impedance

[23] with external resistor between V_{BB} and OUT

Terms

Leadframe (V$_{bb}$) is connected to pin 1,10,11,12,15,16,19,20

External R$_{GND}$ optional; two resistors R$_{GND1}$, R$_{GND2}$ = 150 Ω or a single resistor R$_{GND}$ = 75 Ω for reverse battery protection up to the max. operating voltage.

Input circuit (ESD protection), IN1 or IN2

The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2

ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)}$ < 375 Ω at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Current sense output

ESD-Zener diode: 6.1 V typ., max 14 mA;
R_{IS} = 1 kΩ nominal

Inductive and overvoltage output clamp, OUT1 or OUT2

V_{ON} clamped to $V_{ON(CL)}$ = 47 V typ.

Overvoltage and reverse batt. protection

V_{Z1} = 6.1 V typ., V_{Z2} = 47 V typ., R_{GND} = 150 Ω, R_{ST}=15kΩ, R_I=4.5kΩ typ., R_{IS}=1kΩ, R_V=15kΩ,
In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2
OFF-state diagnostic condition:
V_{OUT} > 3 V typ.; IN low

GND disconnect

Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} - V_{IN(T+)}$. Due to $V_{GND} > 0$, no V_{ST} = low signal available.

GND disconnect with GND pull up

Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off Due to $V_{GND} > 0$, no V_{ST} = low signal available.

V$_{bb}$ disconnect with energized inductive load

For inductive load currents up to the limits defined by Z_L (max. ratings and diagram on page 11) each switch is protected against loss of V_{bb}.

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation

Energy stored in load inductance:

$$E_L = {}^1\!/_2 \cdot L \cdot I_L^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is

$$E_{AS} = E_{bb} + E_L - E_R = \int V_{ON(CL)} \cdot i_L(t) \, dt,$$

with an approximate solution for $R_L > 0\,\Omega$:

$$E_{AS} = \frac{I_L \cdot L}{2 \cdot R_L} \left(V_{bb} + |V_{OUT(CL)}| \right) \, ln \left(1 + \frac{I_L \cdot R_L}{|V_{OUT(CL)}|} \right)$$

Maximum allowable load inductance for a single switch off (one channel)[4)]

$L = f(I_L)$; $T_{j,start} = 150°C$, $V_{bb} = 12\,V$, $R_L = 0\,\Omega$

Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:

The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: V_{bb} turn on:

proper turn on under all conditions

Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:

Figure 2b: Switching a lamp:

Figure 2c: Switching a lamp with current limit:

IN

ST

V_{OUT}

I_L

I_{IS}

t

Figure 2d: Switching an inductive load

IN

ST

V_{OUT}

I_L

$I_{L(OL)}$

t

*) if the time constant of load is too large, open-load-status may occur

Figure 3a: Turn on into short circuit:
shut down by overtemperature, restart by cooling

IN1   other channel: normal operation

I_{L1}

$I_{L(lim)}$

$I_{L(SCr)}$

$t_{off(SC)}$

IS 1 = 0

ST 1

t

Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit:
shut down by overtemperature, restart by cooling
(two parallel switched channels 1 and 2)

IN1/2

$I_{L1} + I_{L2}$

$2xI_{L(lim)}$

$I_{L(SCr)}$

$t_{off(SC)}$

IS 1= IS 2 = 0

ST 1/2

t

ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.

Figure 4a: Overtemperature:
Reset if $T_j < T_{jt}$

Figure 6a: Undervoltage:

Figure 5a: Open load: detection (with R_{EXT}),
turn on/off to open load

Figure 6b: Undervoltage restart of charge pump

charge pump starts at $V_{bb(ucp)} = 4.7$ V typ.

Figure 7a: Overvoltage:

Figure 8b: Current sense ratio:

Figure 8a: Current sense versus load current[24]::

Figure 9a: Output voltage drop versus load current:

[24] This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device.

Package and Ordering Code

Standard: P-DSO-20-9

Sales Code	BTS 740 L2
Ordering Code	Q67060-S7012-A2

All dimensions in millimetres

1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion of 0.05 max. per side

Definition of soldering point with temperature T_S: upper side of solder edge of device pin 15.

Printed circuit board (FR4, 1.5mm thick, one layer 70μm, 6cm² active heatsink area) as a reference for max. power dissipation P_{tot}, nominal load current $I_{L(NOM)}$ and thermal resistance R_{thja}