

## **Smart High-Side Power Switch**


Two Channels: 2 x  $30m\Omega$ 

**Current Sense** 

#### **Product Summary**

Operating Voltage	$V_{bb(on)}$	5.034V			
	Active channels	one	two parallel		
On-state Resistance	R <sub>on</sub>	$30 m\Omega$	15m $\Omega$		
Nominal load current	$I_{L(NOM)}$	5.5A	8.5A		
Current limitation	$I_{L(SCr)}$	24A	24A		

#### **Package**



#### **General Description**

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS<sup>®</sup> technology.
- Fully protected by embedded protection functions

#### **Applications**

- μC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- · All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- · Replaces electromechanical relays, fuses and discrete circuits

#### **Basic Functions**


- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- · Fast demagnetization of inductive loads
- Logic ground independent from load ground

#### **Protection Functions**

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V<sub>bb</sub> protection
- Electrostatic discharge protection (ESD)


#### **Diagnostic Functions**

- Proportinal load current sense
- Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state





### **Functional diagram**



#### **Pin Definitions and Functions**

Pin	Symbol	Function
1,10,	$V_{bb}$	Positive power supply voltage. Design the
11,12,	~~	wiring for the simultaneous max. short circuit
15,16,		currents from channel 1 to 2 and also for low
19,20		thermal resistance
3	IN1	Input 1,2, activates channel 1,2 in case of
7	IN2	logic high signal
17,18	OUT1	Output 1,2, protected high-side power output
13,14	OUT2	of channel 1,2. Both pins of each output have
		to be connected in parallel for operation
		according ths spec (e.g. k <sub>iii</sub> ). Design the wiring
		for the max. short circuit current
4	ST1	Diagnostic feedback 1,2 of channel 1,2,
8	ST2	open drain, invers to input level
2	GND1	Ground 1 of chip 1 (channel 1)
6	GND2	Ground 2 of chip 2 (channel 2)
5	IS1	Sense current output 1,2; proportional to the
9	IS2	load current, zero in the case of current
		limitation of the load current

### Pin configuration

(top view	)		
V <sub>bb</sub>	1 •	20	$V_{hh}$
GND1	2	19	$V_{bb}$
IN1	3	18	OUT1
ST1	4	17	OUT1
IS1	5	16	$V_{bb}$
GND2	6	15	$V_{bb}$
IN2	7	14	OUT2
ST2	8	13	OUT2
IS2	9	12	$V_{bb}$
$V_{bb}$	10	11	$V_{bb}$



## **Maximum Ratings** at $T_j = 25$ °C unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 4)	V <sub>bb</sub>	43	V
Supply voltage for full short circuit protection $T_{j,start} = -40 \dots + 150$ °C	V <sub>bb</sub>	34	V
Load current (Short-circuit current, see page 6)	I <sub>L</sub>	self-limited	Α
Load dump protection <sup>1)</sup> $V_{LoadDump} = V_A + V_S$ , $V_A = 13.5 \text{ V}$ $R_I^{(2)} = 2 \Omega$ , $t_d = 200 \text{ ms}$ ; $IN = Iow \text{ or high}$ , each channel loaded with $R_L = 7.0 \Omega$ ,	V <sub>Load dump</sub> <sup>3)</sup>	60	V
Operating temperature range Storage temperature range	T <sub>j</sub> T <sub>stg</sub>	-40+150 -55+150	°C
Power dissipation (DC) <sup>4)</sup> $T_a = 25$ °C: (all channels active) $T_a = 85$ °C:	P <sub>tot</sub>	3.8 2.0	W
Maximal switchable inductance, single pulse $V_{bb} = 12V$ , $T_{j,start} = 150^{\circ}C^{4}$ ,			
$\begin{array}{ll} I_L=5.5~\text{A},~E_{\text{AS}}=370~\text{mJ},~0~\Omega\\ I_L=8.5~\text{A},~E_{\text{AS}}=790~\text{mJ},~0~\Omega\\ \text{see diagrams on page 11} \end{array} \qquad \text{one channel:}$	Z <sub>L</sub>	18 16	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5k $\Omega$ ; C=100pF	V <sub>ESD</sub>	1.0 4.0 8.0	kV
Input voltage (DC)	$V_{IN}$	-10 +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 10	I <sub>IN</sub> I <sub>ST</sub> I <sub>IS</sub>	±2.0 ±5.0 ±14	mA

#### **Thermal Characteristics**

Parameter and Conditions		Symbol	Values			Unit
			min	typ	Max	
Thermal resistance junction - soldering point <sup>4),5)</sup> junction - ambient <sup>4)</sup>	each channel: one channel active: all channels active:	R <sub>thjs</sub> R <sub>thja</sub>	  	 40 33	12  	K/W

<sup>1)</sup> Supply voltages higher than  $V_{bb(AZ)}$  require an external current limit for the GND and status pins (a 150 $\Omega$  resistor for the GND connection is recommended.

 $<sup>^{2)}</sup>$  R<sub>I</sub> = internal resistance of the load dump test pulse generator

<sup>3)</sup> V<sub>Load dump</sub> is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

<sup>4)</sup> Device on 50mm\*50mm\*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V<sub>bb</sub> connection. PCB is vertical without blown air. See page 16

<sup>5)</sup> Soldering point: upper side of solder edge of device pin 15. See page 16



### **Electrical Characteristics**

<b>Parameter and Conditio</b>	<b>ns,</b> each of the	each of the two channels Symbol Values		Values		nbol Value		Unit	
at T <sub>j</sub> = -40+150°C, $V_{bb}$ = 12 V	/ unless otherw	ise specified		min	typ	max			
Load Switching Capabil	ities and Ch	aracteristics							
On-state resistance (V <sub>bb</sub>	to OUT); IL =	5 A							
ead	ch channel,	$T_j = 25^{\circ}C$ :	R <sub>ON</sub>		27	30	$m\Omega$		
		$T_j = 150^{\circ}C$ :			54	60			
two para	llel channels	, $T_j = 25^{\circ}C$ :			14	15			
Output voltage drop limita	tion at small	load							
currents, see page 15			$V_{ON(NL)}$		50		mV		
IL = 0.5 A	Tj	=-40+150°C:							
Nominal load current	one cha	annel active:	$I_{L(NOM)}$	4.9	5.5		Α		
two	parallel cha	nnels active:		7.8	8.5				
Device on PCB <sup>6</sup> ), $T_a = 85$ °C,	$T_j \le 150^{\circ}C$								
Output current while GND Vbb = 30 V, VIN = 0,	disconnected	or pulled up;	I <sub>L(GNDhigh)</sub>			8	mA		
see diagram page 11; (not test	ed specified by	desian)							
Turn-on time <sup>7)</sup>		o 90% V <sub>OUT</sub> :	t <sub>on</sub>	25	70	150	μs		
Turn-off time		o 10% V <sub>OUT</sub> :	t <sub>off</sub>	25	80	200	μο		
$R_L = 12 \Omega$	IIV L (	O 10 /0 VOUI.	COTT	20		200			
Slew rate on 7)			dV/dt <sub>on</sub>	0.1		1	V/μs		
10 to 30% $V_{OUT}$ , $R_L = 12$	Ω:						•		
Slew rate off <sup>7)</sup>	_		-dV/dt <sub>off</sub>	0.1		1	V/µs		
70 to 40% $V_{OUT}$ , $R_L = 12$	Ω:								

#### **Operating Parameters**

- p						
Operating voltage <sup>8)</sup>		$V_{bb(on)}$	5.0	-	34	V
Undervoltage shutdown		V <sub>bb(under)</sub>	3.2		5.0	V
Undervoltage restart	T <sub>j</sub> =-40+25°C: T <sub>j</sub> =+150°C:	V <sub>bb(u rst)</sub>		4.5	5.5 6.0	V
Undervoltage restart of charge posee diagram page 14		V <sub>bb(ucp)</sub>		4.7 	6.5 7.0	V
Undervoltage hysteresis ΔVbb(under) = Vbb(u rst) - Vbb(under)		$\Delta V_{bb(under)}$		0.5	-	V
Overvoltage shutdown		V <sub>bb(over)</sub>	34		43	V
Overvoltage restart		V <sub>bb(o rst)</sub>	33			V

<sup>6)</sup> Device on 50mm\*50mm\*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V<sub>bb</sub> connection. PCB is vertical without blown air. See page 16

Semiconductor Group

<sup>7)</sup> See timing diagram on page 12.

<sup>8)</sup> At supply voltage increase up to  $V_{bb}$ = 4.7 V typ without charge pump,  $V_{OUT} \approx V_{bb}$  - 2 V



# PROFET® BTS 740 S2

Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at $T_j = -40+150$ °C, $V_{bb} = 12 \text{ V}$ unless otherwise specified		min	typ	max	
	1		-		Ī
Overvoltage hysteresis	$\Delta V_{bb(over)}$		1		V
Overvoltage protection <sup>9)</sup> $T_j = -40$ : $T_{j} = +25+150$ °C:	$V_{bb(AZ)}$	41 43	 47	 52	V
Standby current <sup>10)</sup> $T_j = -40^{\circ}C25^{\circ}C$ :	I <sub>bb(off)</sub>		8	30	μΑ
$V_{IN} = 0$ ; see diagram page 10 $T_j = 150$ °C:			24	50	
Leakage output current (included in $I_{bb(off)}$ ) VIN = 0	I <sub>L(off)</sub>	1		20	μ <b>A</b>
Operating current <sup>11)</sup> , V <sub>IN</sub> = 5V,					
$I_{GND} = I_{GND1} + I_{GND2}$ , one channel on: two channels on:	I <sub>GND</sub>		1.2 2.4	3 6	mA
Protection Functions <sup>12)</sup> Current limit (see timing diagrams, page 12)	T				
Current limit, (see timing diagrams, page 13)  Ti =-40°C:	I	48	56	65	Α
T <sub>i</sub> =25°C:	I <sub>L(lim)</sub>	40	50	58	
T <sub>i</sub> =+150°C:		31	37	45	
Repetitive short circuit current limit,		<u> </u>	0.		
$T_i = T_{it}$ each channel	I <sub>L(SCr)</sub>		24		Α
two parallel channels	IL(SOI)		24		, ,
(see timing diagrams, page 13)					
Initial short circuit shutdown time $T_{i,start} = 25^{\circ}C$ :	t <sub>off(SC)</sub>		2.0		ms
(see timing diagrams on page 13)					
Output clamp (inductive load switch off) <sup>13)</sup>					,
at $V_{ON(CL)} = V_{bb} - V_{OUT}$ , $I_{L} = 40 \text{ mA}$ $T_j = -40^{\circ}\text{C}$ :	$V_{ON(CL)}$	41			V
T <sub>j</sub> =25°C150°C:		43	47	52	
Thermal overload trip temperature	T <sub>jt</sub>	150			°C
Thermal hysteresis	∆T <sub>jt</sub>		10		K

\_\_

Supply voltages higher than  $V_{bb(AZ)}$  require an external current limit for the GND and status pins (a 150  $\Omega$  resistor in the GND connection is recommended). See also  $V_{ON(CL)}$  in table of protection functions and circuit diagram page 10.

<sup>10)</sup> Measured with load; for the whole device; all channels off

<sup>&</sup>lt;sup>11)</sup> Add  $I_{ST}$ , if  $I_{ST} > 0$ 

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

 $<sup>^{13)}</sup>$  If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest  $^{
m V}_{
m ON(CL)}$ 



Parameter and Conditions, each of the two channels

at  $T_j = -40...+150$ °C,  $V_{bb} = 12 \text{ V}$  unless otherwise specified

# PROFET® BTS 740 S2

Unit

**Values** 

typ

max

min

**Symbol** 

Reverse Battery							
Reverse battery voltage <sup>14</sup> )	-V <sub>bb</sub>			32	V		
Drain-source diode voltage (V <sub>out</sub> > V <sub>bb</sub> ) I <sub>L</sub> = -4.0 A, T <sub>j</sub> = +150°C	-V <sub>ON</sub>		600		mV		
Diagnostic Characteristics	1			Ţ			
Current sense ratio <sup>15)</sup> , static on-condition,							
$V_{IS} = 05 \text{ V}, V_{bb(on)} = 6.5^{16})27 \text{V},$ $k_{ILIS} = I_L / I_{IS}$ $T_i = -40^{\circ}\text{C}, I_L = 5 \text{ A};$		4050	4000	F000			
, , , , ,	k <sub>ILIS</sub>	4350	4800	5800			
$T_{j}=-40^{\circ}C, I_{L}=0.5 A:$		3100	4800	7800			
$T_{j}$ = 25+150°C, $I_{L}$ = 5 A: $T_{j}$ = 25+150°C, $I_{L}$ = 0.5 A:		4350 3800	4800 4800	5350 6300			
Current sense output voltage limitation $T_j = -40 \dots + 150^{\circ}C$ $I_{ S } = 0$ , $I_{ L } = 5$ A:	V <sub>IS(lim)</sub>	5.4	6.1	6.9	V		
Current sense leakage/offset current							
$T_j = -40 \dots + 150$ °C $V_{N}=0, V_{S}=0, I_{L}=0$ :	I <sub>IS(LL)</sub>	0		1	μA		
VIN=5 V, $VIS=0$ , $IL=0$ :	I <sub>IS(LH)</sub>	0		15	•		
VIN=5 V, $VIS=0$ , $VOUT=0$ (short circuit)	I <sub>IS(SH)</sub>	0		10			
(IIS(SH) not tested, specified by design)							
Current sense settling time to I <sub>IS static</sub> ±10% after positive input slope, I <sub>L</sub> = 0 5 A (not tested, specified by design)	t <sub>son(IS)</sub>			300	μs		
Current sense settling time to 10% of I <sub>IS</sub> static after negative input slope, I <sub>L</sub> = 5 O A (not tested, specified by design)	t <sub>soff(IS)</sub>		30	100	μs		
Current sense rise time (60% to 90%) after change of load current I <sub>L</sub> = 2.5 5 A (not tested, specified by design)	t <sub>slc(IS)</sub>		10		μs		
Open load detection voltage <sup>17</sup> (off-condition)	$V_{OUT(OL)}$	2	3	4	V		
Internal output pull down (pin 17,18 to 2 resp. 13,14 to 6), VOUT=5 V	Ro	5	15	40	kΩ		

Requires a 150  $\Omega$  resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 10).

Semiconductor Group Page 6 2002-Sep-30

This range for the current sense ratio refers to all devices. The accuracy of the  $k_{\text{ILIS}}$  can be raised at least by a factor of two by matching the value of  $k_{\text{ILIS}}$  for every single device. In the case of current limitation the sense current  $I_{\text{IS}}$  is zero and the diagnostic feedback potential  $V_{\text{ST}}$  is High. See figure 2c, page 13.

<sup>&</sup>lt;sup>16)</sup> Valid if  $V_{bb(u rst)}$  was exceeded before.

<sup>17)</sup> External pull up resistor required for open load detection in off state.



# PROFET® BTS 740 S2

Parameter and Conditions, each of the two channels	Symbol	l Values			Unit
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	max	

#### Input and Status Feedback<sup>18)</sup>

input and Status i eedback					
Input resistance (see circuit page 10)	Rı	3.0	4.5	7.0	kΩ
Input turn-on threshold voltage	$V_{IN(T+)}$			3.5	V
Input turn-off threshold voltage	$V_{IN(T-)}$	1.5			V
Input threshold hysteresis	$\Delta V_{IN(T)}$		0.5		V
Off state input current $V_{IN} = 0.4 \text{ V}$ :	I <sub>IN(off)</sub>	1		50	μΑ
On state input current $V_{IN} = 5 \text{ V}$ :	I <sub>IN(on)</sub>	20	50	90	μA
Delay time for status with open load after Input neg. slope (see diagram page 14)	t <sub>d(ST OL3)</sub>		400		μs
Status delay after positive input slope (not tested, specified by design)	t <sub>don(ST)</sub>		13		μs
Status delay after negative input slope (not tested, specified by design)	t <sub>doff(ST)</sub>		1		μs
Status output (open drain)	, ,				
Zener limit voltage $T_j = -40 + 150$ °C, $I_{ST} = +1.6$ mA:	$V_{ST(high)}$	5.4	6.1	6.9	V
ST low voltage $T_j = -40+25$ °C, $I_{ST} = +1.6$ mA: $T_j = +150$ °C, $I_{ST} = +1.6$ mA:	V <sub>ST(low)</sub>			0.4 0.7	
Status leakage current, $V_{ST} = 5 \text{ V}$ , $T_j=25 \dots +150 ^{\circ}\text{C}$ :	I <sub>ST(high)</sub>			2	μA

 $<sup>^{18)}\,</sup>$  If ground resistors  $\rm R_{GND}$  are used, add the voltage drop across these resistors.



#### **Truth Table**

				0
	Input 1	Output 1	Status 1	Current
	'	•		Sense 1
	Input 2	Output 2	Status 2	Current
	iliput 2	Output 2	Status 2	Sense 2
	level	level	level	IIS
Normal	L	L	Н	0
operation	Н	Н	L	nominal
Current-	L	L	Н	0
limitation	Н	Н	Н	0
Short circuit to	L	L	Н	0
GND	Н	L <sup>19</sup> )	Н	0
Over-	L	L	Н	0
temperature	Н	L	Н	0
Short circuit to	L	Н	L <sup>20</sup> )	0
$V_{bb}$	Н	Н	L	<nominal <sup="">21)</nominal>
Open load	L	L <sup>22</sup> )	H (L <sup>23)</sup> )	0
	Н	Н	`L ´	0
Undervoltage	L	L	Н	0
	Н	L	L	0
Overvoltage	L	L	Н	0
	Н	L	L_	0
Negative output voltage clamp	L	L	Н	0

L = "Low" Level

X = don't care

Z = high impedance, potential depends on external circuit

H = "High" Level Status signal after the time delay shown in the diagrams (see fig 5. page 14) Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

Semiconductor Group Page 8 2002-Sep-30

<sup>&</sup>lt;sup>19)</sup> The voltage drop over the power transistor is  $V_{bb}$ - $V_{OUT}$  > 3V typ. Under this condition the sense current  $I_{IS}$  is zero

An external short of output to  $V_{bb}$ , in the off state, causes an internal current from output to ground. If  $R_{GND}$  is used, an offset voltage at the GND and ST pins will occur and the  $V_{ST\ low}$  signal may be errorious.


Low ohmic short to  $V_{bb}$  may reduce the output current  $I_L$  and therefore also the sense current  $I_{ls}$ .

<sup>&</sup>lt;sup>22)</sup> Power Transistor off, high impedance

<sup>&</sup>lt;sup>23)</sup> with external resistor between V<sub>BB</sub> and OUT




#### **Terms**



Leadframe (V<sub>bb</sub>) is connected to pin 1,10,11,12,15,16,19,20 External R<sub>GND</sub> optional; two resistors R<sub>GND1</sub>, R<sub>GND2</sub> = 150  $\Omega$  or a single resistor R<sub>GND</sub> = 75  $\Omega$  for reverse battery protection up to the max. operating voltage.




#### Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

#### Status output, ST1 or ST2




ESD-Zener diode: 6.1 V typ., max 5.0 mA;  $R_{ST(ON)}$  < 375  $\Omega$  at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

#### **Current sense output**




ESD-Zener diode: 6.1 V typ., max 14 mA;  $R_{IS} = 1 \text{ k}\Omega \text{ nominal}$ 

# **Inductive and overvoltage output clamp,** OUT1 or OUT2



Von clamped to Von(CL) = 47 V typ.

#### Overvoltage and reverse batt. protection




 $V_{Z1}=6.1~V$  typ.,  $V_{Z2}=47~V$  typ.,  $R_{GND}=150~\Omega$ ,  $R_{ST}=15k\Omega$ ,  $R_{I}=4.5k\Omega$  typ.,  $R_{IS}=1k\Omega$ ,  $R_{V}=15k\Omega$ , In case of reverse battery the current has to be limited by the load. Temperature protection is not active

#### Open-load detection OUT1 or OUT2


OFF-state diagnostic condition:

 $V_{OUT} > 3 \text{ V typ.}$ ; IN low






#### **GND** disconnect




Any kind of load. In case of IN=high is  $V_{OUT} \approx V_{IN} - V_{IN(T+)}$ . Due to  $V_{GND} > 0$ , no  $V_{ST} = low$  signal available.

#### GND disconnect with GND pull up



Any kind of load. If  $V_{GND} > V_{IN} - V_{IN(T+)}$  device stays off Due to  $V_{GND} > 0$ , no  $V_{ST} = low$  signal available.


# V<sub>bb</sub> disconnect with energized inductive load



For inductive load currents up to the limits defined by  $Z_L$  (max. ratings and diagram on page 11) each switch is protected against loss of  $V_{hb}$ .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

# Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$\mathsf{E}_\mathsf{L} = {}^1/_2 \cdot \mathsf{L} \cdot \mathsf{I}_\mathsf{L}^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$\mathsf{E}_{AS} = \mathsf{E}_{bb} + \mathsf{E}_L - \mathsf{E}_R = \ V_{ON(CL)} \cdot \mathsf{i}_L(t) \; \mathsf{d}t,$$

with an approximate solution for  $R_L > 0 \Omega$ :

$$\mathsf{E_{AS}} = \frac{\mathsf{I}_L \cdot \mathsf{L}}{2 \cdot \mathsf{R}_L} \left( \mathsf{V}_{\mathsf{bb}} + |\mathsf{V}_{\mathsf{OUT}(\mathsf{CL})}| \right) \ ln \ (1 + \frac{\mathsf{I}_L \cdot \mathsf{R}_L}{|\mathsf{V}_{\mathsf{OUT}(\mathsf{CL})}|} \right)$$

# Maximum allowable load inductance for a single switch off (one channel)<sup>4)</sup>

$$L = f(I_L)$$
; T<sub>i.start</sub> = 150°C, V<sub>bb</sub> = 12 V, R<sub>L</sub> = 0  $\Omega$ 






### **Timing diagrams**


Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

**Figure 1a:** Switching a resistive load, change of load current in on-condition:



The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: V<sub>bb</sub> turn on:



**Figure 2a:** Switching a resistive load, turn-on/off time and slew rate definition:




Figure 2b: Switching a lamp:






Figure 2c: Switching a lamp with current limit:






Figure 2d: Switching an inductive load




\*) if the time constant of load is too large, open-load-status may occur

**Figure 3a:** Turn on into short circuit: shut down by overtemperature, restart by cooling



Heating up of the chip may require several milliseconds, depending on external conditions


**Figure 3b:** Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)



ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.



**Figure 4a:** Overtemperature: Reset if  $T_j < T_{jt}$ 



**Figure 5a:** Open load: detection (with R<sub>EXT</sub>), turn on/off to open load




Figure 6a: Undervoltage:





Figure 6b: Undervoltage restart of charge pump



charge pump starts at  $V_{bb(ucp)} = 4.7 \text{ V typ.}$ 



Figure 7a: Overvoltage:





Figure 8a: Current sense versus load current<sup>24</sup>::



This range for the current sense ratio refers to all devices. The accuracy of the  $k_{\scriptscriptstyle ILIS}$  can be raised at least by a factor of two by matching the value of  $k_{\scriptscriptstyle ILIS}$  for every single device.

Figure 8b: Current sense ratio:





Figure 9a: Output voltage drop versus load current:






## Package and Ordering Code

#### Standard: P-DSO-20-9


Sales Code	BTS 740 L2
Ordering Code	Q67060-S7012-A2

All dimensions in millimetres




Does not include plastic or metal protrusion of 0.15 max. per side
 Does not include dambar protrusion of 0.05 max. per side

Definition of soldering point with temperature  $T_s$ : upper side of solder edge of device pin 15.



Printed circuit board (FR4, 1.5mm thick, one layer 70 $\mu$ m, 6cm² active heatsink area) as a reference for max. power dissipation P<sub>tot</sub>, nominal load current I<sub>L(NOM)</sub> and thermal resistance R<sub>thja</sub>



#### Published by Siemens AG, Bereich Bauelemente, Vertrieb, Produkt-Information, Balanstraße 73, D-81541 München Siemens AG 2002. All Rights Reserved

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies. The information describes a type of component and shall not be considered as warranted characteristics. The characteristics for which SIEMENS grants a warranty will only be specified in the purchase contract. Terms of delivery and rights to change design reserved. For questions on technology, delivery and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives woldwide (see address list). Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group. Siemens AG is an approved CECC manufacturer.

Packing: Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorised for such purpose! Critical components<sup>25)</sup> of the Semiconductor Group of Siemens AG, may only be used in life supporting devices or systems<sup>26)</sup> with the express written approval of the Semiconductor Group of Siemens AG.

A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.

<sup>26)</sup> Life support devices or systems are intended (a) to be implanted in the human body or (b) support and/or maintain and sustain and/or protect human life. If they fail, it is reasonably to assume that the health of the user or other persons may be endangered.