# **TDA9881**

**Alignment-free vision and FM sound IF PLL demodulator for negative modulated TV standards**

**Rev. 01 — 16 November 2004 Product data sheet**

## **1. General description**

The TDA9881 is an alignment-free multistandard (PAL and NTSC) vision and sound IF signal PLL demodulator for negative modulation, including Quasi Split Sound (QSS) or intercarrier FM processing.

## <span id="page-0-0"></span>**2. Features**

- 5 V supply voltage
- Gain controlled wideband Vision Intermediate Frequency (VIF) amplifier; AC-coupled
- Multistandard true synchronous demodulation for negative modulated standards with active carrier regeneration: very linear demodulation, good intermodulation figures, reduced harmonics and excellent pulse response
- Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free, frequencies switchable via logic pin VIF0 and pin QSSO with resistor
- Digital acquisition help circuit, VIF frequencies of 38.0 MHz, 38.9 MHz, 45.75 MHz and 58.75 MHz
- 4 MHz reference frequency input signal from Phase-Locked Loop (PLL) tuning system or operating as crystal oscillator
- VIF Automatic Gain Control (AGC) detector for gain control; operating as peak sync detector
- VIF AGC monitor output at pin VAGC
- Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter
- TakeOver Point (TOP) adjustable with potentiometer
- Fully integrated sound carrier trap for 4.5 MHz, 5.5 MHz, 6.0 MHz and 6.5 MHz; controlled by FM PLL oscillator
- Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode; PLL controlled
- SIF AGC for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode or in intercarrier mode; switchable via SIF input pins
- Alignment-free selective FM PLL demodulator with high linearity and low noise.

## <span id="page-0-1"></span>**3. Applications**

■ TV, VTR, PC and Set-Top Box (STB) applications.



## <span id="page-1-0"></span>**4. Quick reference data**



## **Alignment-free vision and FM sound IF PLL demodulator**



### **Table 1: Quick reference data** …continued

<span id="page-2-0"></span>[1] Values of video and sound parameters can be decreased at  $V_P = 4.5$  V.

<span id="page-2-1"></span>[2] The time constant  $(R \times C)$  at the supply must be  $> 1.2$  us (e.g. 1  $\Omega$  and 2.2 uF).

<span id="page-2-2"></span>[3] Condition: luminance range (5 steps) from 0 % to 100 %.

- <span id="page-2-3"></span>[4] AC load: CL < 20 pF and RL >1kΩ. The sound carrier frequencies (depending on the TV standard) are attenuated by the integrated sound carrier traps (see [Figure](#page-29-0) 12 to Figure 17;  $|H(s)|$  is the absolute value of the transfer function).
- <span id="page-2-4"></span>[5] S/N<sub>W(video)</sub> is the ratio of the black-to-white amplitude to the black level noise voltage (RMS value measured on pin CVBS). B = 5 MHz (B/G, I and D/K standard). Noise analyzer setting: 200 kHz high-pass and SC-trap switched on.
- <span id="page-2-5"></span>[6] Conditions: video signal, grey level and negative modulation.
- <span id="page-2-6"></span>[7] The intercarrier output signal at pin QSSO can be calculated by the following formula taking into account the internal video signal with 1.1 V (p-p) as a reference:

$$
V_{\text{o(intc)}} = I.I \text{ V (p-p)} \times \frac{I}{2\sqrt{2}} \times 10^{\frac{V_{i(SC)}(dB) + 6 dB \pm 3 dB}{20}}
$$
 (RMS)

where: 
$$
\frac{I}{2\sqrt{2}}
$$
 is the correction term for RMS value,  $\frac{V_{i(SC)}}{V_{i(PC)}}(dB)$  is the sound-to-picture carrier ratio at pins VIF1 and VIF2 in dB, 6 dB is

the correction term of internal circuitry and  $\pm 3$  dB is the tolerance of video output and intercarrier output V<sub>o(intc)(rms)</sub>.

<span id="page-2-7"></span>[8] Pin REF is able to operate as a 1-pin crystal oscillator input as well as an external reference signal input, e.g. from the tuning system.

## <span id="page-2-8"></span>**5. Ordering information**

## **Table 2: Ordering information**





<span id="page-3-0"></span>Alignment-free vision and FM sound IF PLL demodulator **Alignment-free vision and FM sound IF PLL demodulator TDA9881**

<span id="page-3-1"></span>**Product data sheet Rev. 01 — 16 November 2004 4 of 42**  $\rightarrow$  4 of 44  $\rightarrow$  4 of 44  $4$  of  $42$ las<br>∩

 $\overline{1}$ 

**Alignment-free vision and FM sound IF PLL demodulator**

## <span id="page-4-0"></span>**7. Pinning information**

## **7.1 Pinning**

<span id="page-4-1"></span>

## <span id="page-5-0"></span>**7.2 Pin description**



## <span id="page-6-1"></span>**8. Functional description**

A simplified block diagram of the device is illustrated in [Figure](#page-3-0) 1. The device contains the following functional blocks:

- 1. VIF amplifier
- 2. Tuner AGC and VIF AGC
- 3. VIF AGC detector
- 4. Frequency Phase-Locked Loop (FPLL) detector
- 5. VCO and divider
- 6. AFC and digital acquisition help circuit
- 7. Video demodulator and amplifier
- 8. Sound carrier trap
- 9. SIF amplifier
- 10.SIF AGC detector
- 11.Single reference QSS mixer
- 12.FM demodulator and acquisition help circuit
- 13.Audio amplifier and mute time constant
- 14.Internal voltage stabilizer
- 15.Logic.

## <span id="page-6-2"></span>**8.1 VIF amplifier**

The VIF amplifier consists of three AC-coupled differential stages. Gain control is performed by emitter degeneration. The total gain control range is typical 66 dB. The differential input impedance is typical 2 k $\Omega$  in parallel with 3 pF.

## <span id="page-6-3"></span>**8.2 Tuner AGC and VIF AGC**

This block adapts the voltage, generated at the VIF AGC detector, to the internal signal processing at the VIF amplifier and performs the tuner AGC control current generation. The onset of the tuner AGC control current generation can be set by a potentiometer at pin TOP.

## <span id="page-6-0"></span>**8.3 VIF AGC detector**

Gain control is performed using sync level detection.

The sync level voltage is stored in an integrated capacitor by means of a fast peak detector. This voltage is compared with a reference voltage (nominal sync level) by a comparator which charges or discharges the integrated AGC capacitor to generate the VIF gain. The time constants for decreasing or increasing the gain are nearly equal and the total AGC reaction time is fast, to cope with 'aeroplane fluttering'.

## <span id="page-7-1"></span>**8.4 FPLL detector**

The VIF amplifier output signal is fed to a frequency detector and a phase detector via a limiting amplifier to remove the video AM.

During acquisition the frequency detector produces a current that is proportional to the frequency difference between the VIF and the VCO signal. After frequency lock-in the phase detector produces a current that is proportional to the phase difference between the VIF and the VCO signal. The currents from the frequency and phase detector are charged into the loop filter which controls the VIF VCO and locks it to the frequency and phase of the VIF carrier.

## <span id="page-7-2"></span>**8.5 VCO and divider**

The VCO of the VIF FPLL operates as an integrated low radiation relaxation oscillator at twice the picture carrier frequency. The control voltage, required to tune the VCO to actually double the picture carrier frequency, is generated at the loop filter by the frequency phase detector. The possible frequency range is 50 MHz to 140 MHz (typical value).

The oscillator frequency is divided-by-two to provide two differential square wave signals with exactly 90 degrees phase difference, independent of the frequency, for use in the FPLL detectors, the video demodulator and the single reference QSS or intercarrier mixer.

## <span id="page-7-0"></span>**8.6 AFC and digital acquisition help circuit**

Each relaxation oscillator of the VIF PLL and FM PLL demodulator has a wide frequency range. To prevent false locking of the PLLs, with respect to the catching range, the digital acquisition help circuit provides an individual control until the frequency of the VCO is within the preselected standard dependent lock-in window of the PLL.

The VIF carrier frequencies 38.0 MHz, 38.9 MHz (M/N, B/G, I and D/K standard) and 45.75 MHz, 58.75 MHz (NTSC standard) can be selected via pin VIF0 and pin QSSO with resistor; see [Table](#page-10-0) 4.

The FM carrier frequencies can be selected via pin FM0 and pin FM1; see [Table](#page-11-0) 5.

The in-window and out-window control at the FM PLL can additionally be used to mute the audio stage (if auto mute is selected via pin AMUTE0); see [Table](#page-11-1) 6.

The principle working of the digital acquisition help circuit is as follows: The PLL VCO output is connected to a downcounter which has a predefined start value (standard dependent). The VCO frequency clocks the downcounter for a fixed gate time. Thereafter, the downcounter stop value is analyzed. In the event that the stop value is higher (lower) than the expected value range, the VCO frequency will be lower (higher) than the required lock-in window frequency range. A positive (negative) control current is injected into the PLL loop filter which causes the VCO frequency to be increased (decreased) and a new counting cycle starts.

The gate time as well as the control logic of the acquisition help circuit is dependent on the precision of the reference signal at pin REF. Operation as a crystal oscillator is possible as well as connecting this input via a serial capacitor to an external reference frequency e.g. the tuning system oscillator.

The AFC signal is derived from the corresponding downcounter stop value after a counting cycle. The last four bits are latched and the digital-to-analog converted value is given as current at pin AFC.

## <span id="page-8-1"></span>**8.7 Video demodulator and amplifier**

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The VIF signal is multiplied with the 'in phase' signal of the VIF PLL VCO.

The demodulator output signal is fed into the video preamplifier via a level shift stage with integrated low-pass filter to achieve carrier harmonics attenuation.

The output signal of the preamplifier is fed to the VIF AGC detector (see [Section](#page-6-0) 8.3) and in the sound trap mode is also fed internally to the integrated sound carrier trap; see [Section](#page-8-0) 8.8. The differential trap output signal is converted and amplified by the following postamplifier. The video output level at pin CVBS is 2 V (p-p).

Noise clipping is provided.

## <span id="page-8-0"></span>**8.8 Sound carrier trap**

The sound carrier trap consists of a reference filter, a phase detector and the sound trap itself.

A sound carrier reference signal is fed into the reference low-pass filter and is shifted by nominal 90 degrees. The phase detector compares the original reference signal with the signal shifted by the reference filter and produces a DC voltage by charging or discharging an integrated capacitor with a current proportional to the phase difference between both signals, respectively to the frequency error of the integrated filters. The DC voltage controls the frequency position of the reference filter and the sound trap. Thus the accurate frequency position for the different standards is set by the sound carrier reference signal.

The sound trap itself is constructed of three separate traps to realize sufficient suppression of the first and second sound carrier.

## <span id="page-8-2"></span>**8.9 SIF amplifier**

The SIF amplifier consists of three AC-coupled differential stages. Gain control is performed by emitter degeneration. The total gain control range is typical 66 dB. The differential input impedance is typical 2 k $\Omega$  in parallel with 3 pF.

## <span id="page-8-3"></span>**8.10 SIF AGC detector**

SIF gain control is performed by the detection of the SIF voltage at the output of the SIF amplifier so that a constant SIF signal is supplied to the single reference QSS mixer.

For an optimum adaption between the SIF AGC and the VIF AGC characteristics at 13 dB picture-to-sound FM carrier ratio, the internal SIF level is reduced.

The integrated AGC capacitor is charged or discharged for the generation of the required SIF gain via a comparator. An additional circuit (threshold approximately 7 dB) ensures a very fast gain reduction for a large increasing IF amplitude step.

## <span id="page-9-0"></span>**8.11 Single reference QSS mixer**

With the present system high performance Hi-Fi stereo sound processing can be achieved. For a simplified application without an SIF SAW filter, the single reference QSS mixer can be switched to the intercarrier mode via pins SIF1 and SIF2; see [Table](#page-11-2) 7.

The single reference QSS mixer generates the 2nd FM TV sound intercarrier signal. It is realized by a linear multiplier which multiplies the SIF amplifier output signal and the VIF PLL VCO signal which is locked to the picture carrier. In this way the QSS mixer operates as a quadrature mixer in the intercarrier mode and provides suppression of the low frequency video signals.

The QSS mixer output signal is fed internally via a high-pass and low-pass combination to the FM demodulator as well as via an operational amplifier to the QSS output pin QSSO.

## <span id="page-9-1"></span>**8.12 FM demodulator and acquisition help circuit**

The narrow-band FM PLL detector consists of:

- **•** Gain controlled FM amplifier and AGC detector
- **•** Narrow-band PLL.

The intercarrier signal from the single reference QSS mixer is fed to the input of an AC-coupled gain controlled amplifier with two stages. The gain controlled output signal is fed to the phase detector of the narrow-band FM PLL (FM demodulator). For good selectivity and robustness against disturbance caused by the video signal, a high linearity of the gain controlled FM amplifier and of the phase detector as well as a constant signal level are required. The gain control is done by means of an 'in phase' demodulator for the FM carrier (from the output of the FM amplifier). The demodulation output is fed into a comparator for charging or discharging the integrated AGC capacitor. This leads to a mean value AGC loop to control the gain of the FM amplifier.

The FM demodulator is realized as a narrow-band PLL with an external loop filter, which provides the necessary selectivity (bandwidth approximately 100 kHz). To achieve good selectivity, a linear phase detector and a constant input level are required. The gain controlled intercarrier signal from the FM amplifier is fed to the phase detector. The phase detector controls, via the loop filter, the integrated low radiation relaxation oscillator. The designed frequency range is from 4 MHz to 7 MHz.

The VCO within the FM PLL is phase-locked to the incoming 2nd SIF signal which is frequency modulated. The VCO control voltage is superimposed by the AF voltage. Therefore, the VCO tracks with the FM of the 2nd SIF signal. Thus, the AF voltage is present at the loop filter and is typically 5 mV (RMS) for 27 kHz FM deviation. This AF signal is fed via a buffer to the audio amplifier.

The correct locking of the PLL is supported by the digital acquisition help circuit; see [Section](#page-7-0) 8.6.

## <span id="page-10-1"></span>**8.13 Audio amplifier and mute time constant**

The audio amplifier consists of two parts:

- **•** AF preamplifier
- **•** AF output amplifier.

The AF preamplifier used for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator is 5 mV (RMS) for a frequency deviation of 27 kHz and is amplified by 30 dB. By using a DC operating point control circuit (with external capacitor  $C_{AF}$ ), the AF preamplifier is decoupled from the PLL DC voltage. The low-pass characteristic of the amplifier reduces the harmonics of the sound intercarrier signal at the AF output terminal.

For FM sound a switchable de-emphasis network (with external capacitor) is implemented between the preamplifier and the output amplifier. The de-emphasis time constant with 50 µs or 75 µs depends on the FM carrier selection via pins FM0 and FM1; see [Table](#page-11-0) 5.

The AF output amplifier provides the required AF output level by a rail-to-rail output stage. A preceding stage makes use of an input selector for switching between the FM sound and mute state.

Switching to the mute state is controlled automatically, depending on the digital acquisition help circuit should the VCO of the FM PLL not be in the required frequency window. This is done by a time constant: fast for switching to the mute state and slow (typically 40 ms) for switching to the non-mute state.

Auto mute can be disabled via pin AMUTE0; see [Table](#page-11-1) 6.

## <span id="page-10-2"></span>**8.14 Internal voltage stabilizer**

The band gap circuit internally generates a voltage of approximately 2.4 V, independent of the supply voltage and the temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.55 V which is used as an internal reference voltage.

## <span id="page-10-3"></span>**8.15 Logic**

The logic circuit detects the logic level at the logic ports VIF0, QSSO, FM0, FM1 and AMUTE0 and controls the internal functions; see [Table](#page-11-1) 4 to Table 6. In the event that all logic ports are open-circuit (high-ohmic or CMOS HIGH level) TV standard NTSC with a vision carrier frequency of 45.75 MHz, an FM sound carrier frequency of 4.5 MHz, de-emphasis with 75 µs time constant and auto mute on is selected.

IQNIG 7. <b>THE REPORT OF SERVICE</b>			
<b>QSSO</b>	<b>VIFO</b>	<b>VIF frequency (MHz)</b>	
No resistor at pin	pin open-circuit	45.75	
No resistor at pin	pin connected to ground	38.9	
2.2 k $\Omega$ resistor to ground at pin pin open-circuit		58.75	
2.2 k $\Omega$ resistor to ground at pin pin connected to ground		38.0	

<span id="page-10-0"></span>**Table 4: VIF frequency selection**

<b>FMO</b>	FM <sub>1</sub>	<b>FM carrier frequency</b> (MHz)	De-emphasis $(\mu s)$
Pin open-circuit	pin open-circuit	4.5	75
Pin connected to ground	pin open-circuit	5.5	50
Pin open-circuit	pin connected to ground	6.0	50
Pin connected to ground	pin connected to ground	6.5	50

<span id="page-11-0"></span>**Table 5: FM carrier frequency selection and de-emphasis settings**

## <span id="page-11-1"></span>**Table 6: Auto mute on/off selection**



<span id="page-11-2"></span>

## <span id="page-11-5"></span>**9. Limiting values**

## **Table 8: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).



<span id="page-11-3"></span>[1] Class 3A according to JESD22-A114-B.

<span id="page-11-4"></span>[2] Class C according to EIA/JESD22-A115-A.

## <span id="page-12-1"></span><span id="page-12-0"></span>**10. Thermal characteristics**



## <span id="page-12-2"></span>**11. Characteristics**

## **Table 10: Characteristics**



## **Table 10: Characteristics** …continued



### **Table 10: Characteristics** …continued



## **Table 10: Characteristics** …continued



## **Table 10: Characteristics** …continued



### **Table 10: Characteristics** …continued



## **Table 10: Characteristics** …continued



## **Table 10: Characteristics** …continued



### **Table 10: Characteristics** …continued



## **Table 10: Characteristics** …continued

 $V_P = 5$  V;  $T_{amb} = 25$  °C; see Table 12 for input frequencies; B/G standard is used for the specification (f<sub>PC</sub> = 38.9 MHz;  $f_{SC}$  = 33.4 MHz; PC/SC = 13 dB;  $f_{mod}$  = 400 Hz); input level V<sub>i(VIF)</sub> = 10 mV (RMS) (sync level for B/G); IF input from 50  $\Omega$  via broadband transformer 1 : 1; video modulation DSB; residual carrier for B/G is 10 %; video signal in accordance with "CCIR line 17 and line 330"; measurements taken in test circuit of Figure 21; unless otherwise specified.



V<sub>i(open)</sub> free-running voltage pin open-circuit;  $I_i < 0.1 \mu A$ - V<sub>P</sub> - V  $R_i$  internal pull-up resistance 37.5 - 62.5 kΩ

<span id="page-21-0"></span>[1] Values of video and sound parameters can be decreased at  $V_P = 4.5$  V.

### **Alignment-free vision and FM sound IF PLL demodulator**

- <span id="page-22-19"></span><span id="page-22-0"></span>[2] Level headroom for input level jumps during gain control setting.
- <span id="page-22-1"></span>[3] This parameter is not tested during the production and is only given as application information for designing the receiver circuit.
- <span id="page-22-4"></span>[4] Loop bandwidth BL = 70 kHz (damping factor d = 1.9; calculated with sync level within gain control range). Calculation of the VIF PLL filter can be done by use of the following formula:

$$
BL_{-3dB} = \frac{1}{2\pi} K_O K_D R
$$
, valid for  $d \ge 1.2$   

$$
d = \frac{1}{2} R \sqrt{K_O K_D C}
$$
,

where:

K<sub>O</sub> is the VCO steepness  $\left(\frac{\text{rad}}{\text{V}}\right)$  or  $\left(2\pi\frac{\text{Hz}}{\text{V}}\right)$ ; K<sub>D</sub> is the phase detector steepness  $\left(\frac{\mu A}{\text{mol}}\right)$ ;  $\left(\frac{\text{rad}}{V}\right)$  or  $\left(2\pi\frac{\text{Hz}}{V}\right)$  $\left(2\pi\frac{\text{Hz}}{V}\right)$ ; K<sub>D</sub> is the phase detector steepness  $\left(\frac{\mu A}{\text{rad}}\right)$ 

R is the loop resistor; C is the loop capacitor; BL<sub>-3dB</sub> is the loop bandwidth for -3 dB; d is the damping factor.

- <span id="page-22-2"></span>[5] Vi(VIF) = 10 mV (RMS); ∆f = 1 MHz (VCO frequency offset related to picture carrier frequency); white picture video modulation.
- <span id="page-22-3"></span>[6] Condition: luminance range (5 steps) from 0 % to 100 %.
- <span id="page-22-6"></span> $[7]$  S/N<sub>W(video)</sub> is the ratio of black-to-white amplitude to the black level noise voltage (RMS value measured on pin CVBS). B = 5 MHz (B/G, I and D/K standard). Noise analyzer setting: 200 kHz high-pass and SC-trap switched on.
- <span id="page-22-7"></span>[8] The intermodulation figures are defined for:

a) f = 1.1 MHz (referenceed to black and white signal) as 
$$
\alpha_{IM} = 20 \log \left( \frac{V_0 \text{ at } 4.4 \text{ MHz}}{V_0 \text{ at } 1.1 \text{ MHz}} \right) + 3.6 \text{ dB}
$$

b) f = 3.3 MHz (referenceed to color carrier) as 
$$
\alpha_{IM} = 20 \log \left( \frac{V_0 \text{ at } 4.4 \text{ MHz}}{V_0 \text{ at } 3.3 \text{ MHz}} \right)
$$

- <span id="page-22-5"></span>[9] Modulation Vestigial Side-Band (VSB); sound carrier off; fvideo > 0.5 MHz. Measurements taken with SAW filter M1963M (sound shelf: 20 dB); loop bandwidth  $BL = 70$  kHz.
- <span id="page-22-8"></span>[10] Sound carrier on; f<sub>video</sub> = 10 kHz to 10 MHz. Measurements taken with SAW filter M1963M (sound shelf: 20 dB); loop bandwidth  $BL = 70$  kHz.
- <span id="page-22-9"></span>[11] Conditions: video signal, grey level and negative modulation.
- <span id="page-22-10"></span>[12] AC load; CL < 20 pF and RL >1kΩ. The sound carrier frequencies (depending on TV standard) are attenuated by the integrated sound carrier traps (see [Figure](#page-29-0) 12 to Figure 17;  $|H(s)|$  is the absolute value of transfer function).
- <span id="page-22-11"></span>[13] The response time is valid for a VIF input level range from 200  $\mu$ V to 70 mV.
- <span id="page-22-12"></span>[14] To match the AFC output signal to different tuning systems a current source output is provided. The test circuit is given in [Figure](#page-26-0) 9. The AFC slope (voltage per frequency) can be changed by resistors R1 and R2.
- <span id="page-22-13"></span>[15] The tolerance of the reference frequency determines the accuracy of the VIF AFC, FM demodulator center frequency and maximum FM deviation.
- <span id="page-22-14"></span>[16] The intercarrier output signal at pin QSSO can be calculated by the following formula taking into account the internal video signal with 1.1 V (p-p) as a reference:

$$
V_{\text{o(intc)}} = 1.1 \text{ V (p-p)} \times \frac{I}{2\sqrt{2}} \times 10^{-1/2} \times 10^{1/2} \text{ (RMS)}
$$

where:  $\frac{I}{I}$  is the correction term for RMS value,  $\frac{V_{i(SC)}(dB)}{V_{i(SC)}}(dB)$  is the sound-to-picture carrier ratio at pins VIF1 and VIF2 in dB, 6 dB is *2 2*  $\frac{I}{I}$  is the correction term for RMS value,  $\frac{V_{i(SC)}}{I}$  $\frac{i(3C)}{V_{i(PC)}}(dB)$ 

the correction term of internal circuitry and  $\pm 3$  dB is the tolerance of video output and intercarrier output  $V_{o(intc)(rm)}$ .

- <span id="page-22-15"></span>[17] To detect a logical 1 at pin QSSO, no DC load at pin QSSO is allowed. QSSO = 0 will be done by the application of a 2.2 kΩ resistor between pin QSSO and ground.
- <span id="page-22-16"></span>[18] SIF input level is 10 mV (RMS); VIF input level is 10 mV (RMS) unmodulated.
- <span id="page-22-17"></span>[19] Measured with an FM deviation of 25 kHz and the typical AF output voltage of 500 mV (RMS). For handling a frequency deviation of more than 55 kHz, the AF output signal has to be reduced in order to avoid clipping (THD < 1.5 %) by means of a resistor  $R_x$  with external application at pin AFD (see [Figure](#page-33-0) 20 and Figure 21).
- <span id="page-22-18"></span>[20] The lower limit of the audio bandwidth depends on the value of the capacitor at pin AFD. A value of  $C_{AF} = 470$  nF leads to  $f_{AF(-3dB)} \approx 20$  Hz and C<sub>AF</sub> = 220 nF leads to  $f_{AF(-3dB)} \approx 40$  Hz.

## **Alignment-free vision and FM sound IF PLL demodulator**

- <span id="page-23-2"></span>[21] For all S/N measurements the used VIF modulator has to meet the following specifications:
	- a) Incidental phase modulation for black-to-white jump less than 0.5 degrees.
	- b) QSS AF performance, measured with the television demodulator AMF2 (audio output, weighted S/N ratio) better than 60 dB (at deviation 27 kHz) for 6 kHz sine wave black-to-white video modulation.
	- c) Picture-to-sound carrier ratio  $PC/SC_1 = 13$  dB (transmitter).
- <span id="page-23-1"></span>[22] Calculation of the loop filter can be done approximately by use of the following formulae:

$$
f_o = \frac{1}{2\pi} \sqrt{\frac{K_0 K_D}{C_P}}
$$

$$
\vartheta = \frac{1}{2R \sqrt{K_0 K_D C_P}}
$$

 $BL_{-3dB} = f_o(1.55 - \vartheta^2)$ 

The formulae are only valid under the following conditions:  $\vartheta \le 1$  and  $C_S > 5C_P$ 

where: K<sub>O</sub> is the VCO steepness  $\left(\frac{rad}{V}\right)$  or  $\left(2\pi\frac{Hz}{V}\right)$ ; K<sub>D</sub> is the phase detector steepness  $\left(\frac{\mu A}{\pi a}\right)$ ; R is the loop resistor; C<sub>S</sub> is the series capacitor; C<sub>P</sub> is the parallel capacitor; f<sub>o</sub> is the natural frequency of PLL; BL<sub>-3dB</sub> is the loop bandwidth for -3 dB;  $\vartheta$  is the damping factor. For examples, see [Table](#page-23-9) 11.  $\left(\frac{\text{rad}}{V}\right)$  or  $\left(2\pi\frac{\text{Hz}}{V}\right)$  $\left(2\pi\frac{\text{Hz}}{V}\right)$ ; K<sub>D</sub> is the phase detector steepness  $\left(\frac{\mu A}{\text{rad}}\right)$ 

- <span id="page-23-3"></span>[23] The PC/SC ratio is calculated as the addition of TV transmitter  $PC/SC_1$  ratio and SAW filter  $PC/SC_1$  ratio. This PC/SC ratio is necessary to achieve the  $S/N_W$  values as noted. A different PC/SC ratio will change these values.
- <span id="page-23-4"></span>[24] Measurements taken with SAW filter G1984 (Siemens) for vision and sound IF (sound shelf: 14 dB). Picture-to-sound carrier ratio of transmitter PC/SC = 13 dB. Input level on pins VIF1 and VIF2 of V<sub>i(SIF)</sub> = 10 mV (RMS) sync level, 27 kHz FM deviation for sound carrier,  $f_{AF}$  = 400 Hz. Measurements in accordance with "CCIR 468". De-emphasis is 50 µs.
- <span id="page-23-5"></span>[25] The QSS signal output on pin QSSO is analyzed by a test demodulator TDA9820. The S/N ratio of this device is more than 60 dB. related to a deviation of  $\pm$  27 kHz, in accordance with "CCIR 468".
- <span id="page-23-6"></span>[26] Measurements taken with SAW filter G3962 for vision IF (suppressed sound carrier) and K9350 for sound IF (suppressed picture carrier). Input level  $V_{i(S|F)} = 10$  mV (RMS), 27 kHz (54 % FM deviation).
- <span id="page-23-7"></span>[27] The value of  $C_x$  determines the accuracy of the resonance frequency of the crystal. It depends on the used type of crystal.
- <span id="page-23-8"></span>[28] Pin REF is able to operate as a 1-pin crystal oscillator input as well as an external reference signal input, e.g. from the tuning system.

## <span id="page-23-9"></span>**Table 11: Examples to the FM PLL filter**



### <span id="page-23-0"></span>**Table 12: Input frequencies and carrier ratios**





<span id="page-24-1"></span><span id="page-24-0"></span>

<span id="page-25-0"></span>

<span id="page-25-1"></span>



<span id="page-26-2"></span><span id="page-26-1"></span><span id="page-26-0"></span>



<span id="page-27-1"></span><span id="page-27-0"></span>



<span id="page-28-1"></span><span id="page-28-0"></span>



<span id="page-29-1"></span><span id="page-29-0"></span>

## **Alignment-free vision and FM sound IF PLL demodulator**



Conditions: PC/SC ratio is measured at pins VIF1 and VIF2; via transformer; 27 kHz FM deviation; 50 µs de-emphasis.

- (1) Signal.
- (2) Noise at H-picture (CCIR weighted quasi peak).
- (3) Noise at black picture (CCIR weighted quasi peak).

<span id="page-30-0"></span>**Fig 18. Audio signal-to-noise ratio as a function of picture-to-sound carrier ratio in intercarrier mode.**



<span id="page-32-1"></span>**Product data sheet** 





 $\overrightarrow{2}$ **12. Application information Application information** 

**Philips Semiconductors**

**Semiconductors** 

**Philips** 

<span id="page-32-0"></span>Alignment-free vision and FM sound IF PLL demodulator **Alignment-free vision and FM sound IF PLL demodulator TDA9881**

9397750 13417 **Product data sheet Product data sheet Rev. 01 — 16 November 2004 34 of 42**  $\,$  **34 of 42**  $\,$  **34 of 42**  $\,$  **34 of 42** 9397 750 13417

Rev.  $\overline{5}$  $\overline{1}$ 

**16 November 2004** 

34 of 42

<span id="page-33-1"></span>

**Fig 21. Test circuit.**

**13. Test information**

**Test information** 

 $\overline{3}.$ 

<span id="page-33-0"></span>**TDA9881**

**Alignment-free vision and FM sound IF PLL demodulator**

## <span id="page-34-0"></span>**14. Package outline**



## **Fig 22. Package outline SOT340-1 (SSOP24).**

**SOT617-3**

**Alignment-free vision and FM sound IF PLL demodulator**



### **HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm**

**Fig 23. Package outline SOT617-3 (HVQFN32).**

## <span id="page-36-1"></span><span id="page-36-0"></span>**15. Soldering**

## **15.1 Introduction to soldering surface mount packages**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## <span id="page-36-2"></span>**15.2 Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- **•** below 225 °C (SnPb process) or below 245 °C (Pb-free process)
	- **–** for all BGA, HTSSON..T and SSOP..T packages
	- **–** for packages with a thickness ≥ 2.5 mm
	- **–** for packages with a thickness < 2.5 mm and a volume ≥ 350 mm3 so called thick/large packages.
- **•** below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

## <span id="page-36-3"></span>**15.3 Wave soldering**

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- **•** Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- **•** For packages with leads on two sides and a pitch (e):
	- **–** larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;

**–** smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

**•** For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## <span id="page-37-0"></span>**15.4 Manual soldering**

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

## <span id="page-37-1"></span>**15.5 Package related soldering information**

### **Table 13: Suitability of surface mount IC packages for wave and reflow soldering methods**



[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## <span id="page-39-0"></span>**16. Revision history**



## <span id="page-40-0"></span>**17. Data sheet status**



[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## <span id="page-40-1"></span>**18. Definitions**

**Short-form specification —** The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition —** Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information —** Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## <span id="page-40-2"></span>**19. Disclaimers**

**Life support —** These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes —** Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## <span id="page-40-3"></span>**20. Contact information**

For additional information, please visit: **http://www.semiconductors.philips.com** For sales office addresses, send an email to: **sales.addresses@www.semiconductors.philips.com**

**Alignment-free vision and FM sound IF PLL demodulator**

## **21. Contents**



### **© Koninklijke Philips Electronics N.V. 2004**

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract,



**Published in The Netherlands**



This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.