1 MEGA BIT (65,536 WORD x 16 BIT) CMOS U.V. ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC57Hl024AD is a 65,536 word × 16 bit CMOS ultraviolet light erasable and electrically programmable read only memory. The TC57H1024AD is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.

TC57Hl024AD is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 40mA/IMHz and access time of 85ns/100ns.

The programming times of the TC57H1024AD except overhead times of EPROM programmer is only 7 seconds by using the high speed programming algorithm.

FEATURES

· Peripheral circuit

: CMOS

Memory cell

: NMOS

Fast access time

TC57H1024AD-85 TC57Hl024AD-100 : 100ns

: 85ns

• Low power dissipation

Active : 40mA/lMHz

Standby : 100µA

· Single 5V power supply

• Full static operation

• High speed programming operation : tpw 0.1ms

• Input and output TTL compatible

• JEDEC standard 40 pin

· Standard 40 pin DIP cerdip package

: WDIP40-G-600A


PIN CONNECTION (TOP VIEW)

ſ			
V., [1	40]	v_{cc}
रहें 🏻	2	39	PGM
DIS D	3	38 🧻	NC
D14 []	4	37	A15
D15 D14 D13 D13 D13 D13 D14 D15			-
013		35	A14 A13 A12 A11 A10 A9 V ₅₅ A8
011	•	346	A13
211 1	<u>'</u>	338	M14
010	8	::"	AII
o9 ☐	9	357	A10
D8 []	10	314	A9
V _{SS} [11	30 🛭	Vss
07 🛚	11 12	29[]	8A
07 [06 [13	28 🛭	A7
os [12 13 14 15 16	28] 27]	A6
D4 [15	26]	A5
D3 [16	25	A4
D2 [17	24	
D1 [17 18 19 20	23	AZ
20 1		22	
<u></u>	19		A0
○ [20	210	AU

PIN NAMES

A0~A15	Address Inputs
D0~D15	Outputs (inputs)
टह	Chip Enable Input
<u>DE</u>	Output Enable Input
PGM	Program Control Input
Vcc	V _{CC} Supply Voltage
Vpp	Program Supply Voltage
Vss	Ground
NC	No Connection

BLOCK DIAGRAM



MODE SELECTION

NODE P	IN CE	OE .	PGM	Vpp	Vcc	D0~D15	Power	
Read	L	L	н			Data Out	Active	
Output Deselect	•	н		5∨	5V	High Impedance		
Standby	н	•				night impedance	Standby	
Program	L	н	L			Data In		
Program Inhibit	н	•	•]		High Impedance	Active	
riogram minore	Ł	н	Н	12.75V 6.25V		riigii iiiipedance]	
Program Verify	L	L	н			Data Out	İ	

^{*} H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Power Supply Voltage	- 0.6~7.0	٧
Vpp	Program Supply Voltage	- 0.6~14.0	V
VIN	Input Voltage	- 0.6~7.0	٧
V _{IN} (A9)	Input Voltage (A9)	- 0.6~13.5	V
Vvo	Input/Output Voltage	-0.6~V _{CC} +0.5	V
Po	Power Dissipation	1.5	w
TSOLDER	Soldering Temperature Time	260 · 10	°C · sec
T _{strg} Storage Temperature		- 65~125	•c
Topr	Operating Temperature	0~70	° C

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57H1024D-85	TC57H1024D-100		
Ta	Ambient Temperature	0~70°C			
Vcc	V _{CC} Power Supply Voltage	5V ± 5%	5V ± 10%		
Vpp	V _{PP} Power Supply Voltage	0V~V _{CC} + 0.6V			

DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION V _{IN} = 0~V _{CC}		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current			-	-	± 10	μΑ
Icco Operating Current	CE = OV	tcycle = 85ns	-	-	60	mA	
	I _{OUT} = 0mA	tcycle = 1µs	-	-	40	mA	
I _{CCS1}	Standby Current	CE = V _{IH} CE = V _{CC} - 0.2V		-	-	1	mΑ
I _{CCS2}	Standby Current			-	-	100	μΑ
V _{IH}	Input High Voltage			2.2	-	V _{CC} + 0.3	٧
VIL	Input Low Voltage	•		- 0.3	-	0.8	V
Voн	Output High Voltage	I _{OH} = -4	Αμ00	2.4	-	-	٧
Vol	Output Low Voltage	I _{OL} = 2.1mA		-	-	0.4	V
lpp1	V _{PP} Current	Vpp = 0V~VCC + 0.6V		**	-	± 10	μΑ
I _{LO}	Ouptut Leakage Current	V _{OUT} = 0.	4V~V _{CC}	-	-	± 10	μΑ

AC CHARACTERISTICS (VPP=0V~VCC+0.6V)

SYMBOL	+	TC57H10	24AD-85	TC57H10	UNIT	
	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII
tacc	Address Access Time	-	85	-	100]
t _{CE}	CE to Output Valid	-	85	_	100	
^t OE	OE to Output Valid	-	45	-	50	ns
t _{DF1}	CE to Output in High-Z	-	30	-	50] '''
t _{OF2}	OE to Output in High-Z	-	30	-	50]
tон	Output Data Hold Time	5	-	10	-	

TC57H1024AD-85 are satisfied with the specification of TC57H1024AD-100

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and CL=100pF

Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V to 2.4V

• Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V




CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	ŲNIT
Cin	Input Capacitance	V _{IN} = 0V	-	16	_=
Соит	Output Capacitance	V _{OUT} = 0V	-	16	Pr

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} + 0.3	٧
VIL	Input Low Voltage	- 0.3	-	0.8	٧
Vcc	V _{CC} Power Supply Voltage	6.00	6.25	6.50	v
Vpp	V _{PP} Power Supply Voltage	12.50	12.75	13.00	٧

DC AND OPERATING CHARACTERISTICS(Ta=25 \pm 5°C,V_{CC}=6.25V \pm 0.25V,V_{PP}=12.75V \pm 0.25V)

SYMBOL	PARAMETER	PARAMETER TEST CONDITION		TYP.	MAX.	UNIT
I _{Li}	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μА
Voн	Output High Voltage	i _{OH} = -400μΑ	2.4		-	V
Vol	Output Low Voltage	l _{OL} =2.1mA	-	_	0.4	٧
lcc	V _{CC} Supply Current	-	-	-	50	mA
Ippz	V _{PP} Supply Current	V _{PP} = 13.0V	-		100	mA

AC PROGRAMMING CHARACTERISTICS (Ta=25 \pm 5°C, V_{CC}=6.25V \pm 0.25V, V_{PP}=12.75V \pm 0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
†CES	CE Setup Time	-	2	-	-	μ\$
t _{CEH}	CE Hold Time	-	2	_		μs
tos	Data Setup Time	-	2	-	-	μς
t _{DH}	Data Hold Time	-	2	-	-	μς
tvs	V _{PP} Setup Time	-	2		-	μς
tpw	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	OE to Output Valid	-	-	-	500	ns
t _{DF2}	OE to Output in High-Z	ČĒ = V _{IL}	-	-	150	ns
toes	OE Setup Time	-	2	-		μs

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and CL = 100pF


Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V and 2.4V

• Timing Measurement Reference Levels: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V



HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note: 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.
 - 2. Removing the device from socket and setting the device in socket with $V_{PP}=12.75V$ may cause permanent damage to the device.
 - 3. The Vpp supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the Vpp terminal.

When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H1024AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W·sec./cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [µW/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [µW/cm²] × (20 × 60) [sec] = 15 [W·sec./cm²].)

The TC57H1024AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the flourescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opeque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC57H1024AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN	CĒ	Œ	PGM	Vpp	Vcc	D0~D15	Power		
	Read		L	L	н			Data Out	Active		
READ	Output Deselect		•	н	*	5∨ 5∨	5∨ 5∨	5∨	High Impedance		
OPERATION	Standby		н	•	•			riigii iiiipedance	Standby		
	Program		L	н	L			Data In	Active		
PROGRAM			н	*	•]		High Impedance			
OPERATION $(Ta = 25 \pm 5^{\circ}C)$	Program Inhibit		L	н	н	12.75V 6.25V	right impedance				
	Program Verify		L	l	Н			Data Out	<u> </u>		

Note : H ; V_{IH} , L : V_{IL} , * : V_{IH} or V_{IL}



READ MODE

The TC57H1024AD has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The CE to output valid (tce) is equal to the address access time (tACC).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57H1024AD has a low power standby mode controlled by the CE signal.

By applying a high level to the $\overline{\text{CE}}$ input, the TC57H1024AD is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H1024AD are in the "1" state which is erased state.

Therefore the program operation is to introduce "0s" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC57H1024AD can be programmed any location at anytime -- either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with OE and CE at VIL and PGM at VIH.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to Vpp terminal, a high level CE or PGM input inhibits the TC57H1024AD from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the Vpp terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.


The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAM OPERATION

FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H1024AD which identifies it's manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC57H1024AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$.

These two codes possess an odd parity with the parity bit of (D7).

The following table shows electric signature of TC57H1024AD.

PINS	Α ₀	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	Dg	D ₈	D ₇	D ₆	D ₅	D4	D3	D2	D ₁	Do	HEX DATA
Manufacturer Code	VIL	•	•	٠	•	•	٠	٠	٠	1	0	0	1	1	0	0	0	**98
Device Code	V _{IH}	•	•	٠		•	٠	•	•	1	0	0	0	1	0	٥	1	••89

Notes: $A9 = 12V \pm 0.5V$, $A_1 - A_8$, $A_{10} - A_{15}$, \overline{CE} , $\overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$

• : Don't care



OUTLINE DRAWINGS

• Cerdip DIP
WDIP40-G-600A