

**SANYO**

No.3584A

**LC7215, 7215F, 7215FM****MW/LW PLL Frequency Synthesizers**

## OVERVIEW

The LC7215, LC7215F and LC7215FM are phase-locked-loop frequency synthesizers that provide accurate reference frequencies over the MW and LW bands, making them ideally suited for AM tuners.


Each device comprises a 20-bit shift register and latch, a 14-bit programmable divider, a reference divider, a phase detector and a charge pump. The LC7215 has a maximum input frequency of 13 MHz, and the LC7215F and LC7215FM, 20 MHz. User-selectable reference frequencies are 1, 5, 9 and 10 kHz. All devices can be used for double-conversion demodulation.

The LC7215, LC7215F and LC7215FM operate from a 5 V supply. The LC7215 and LC7215F are available in 14-pin DIPs, and the LC7215FM, 14-pin MFPs.

## FEATURES

- Reference frequencies of 1, 5, 9 and 10 kHz
- 20 MHz (LC7215F, LC7215FM) and 13 MHz (LC7215) maximum input frequencies
- 60 kHz controller clock output
- 8 Hz time-base output
- On-chip transistor for the low-pass filter amplifier
- On-chip programmable divider
- 5 V supply
- 14-pin DIP (LC7215, LC7215F) and 14-pin MFP (LC7215FM)


## PINOUT




## PACKAGE DIMENSIONS


Unit: mm

3003A-DIP14 (LC7215, LC7215F)



3111-MFP14S (LC7215FM)



**BLOCK DIAGRAM****PIN DESCRIPTION**

Number	Name	Description
1	XOUT	11.16 MHz crystal oscillator output
2	DOUT	Single-bit data output
3	SYC	60 kHz controller clock output
4	TB	8 Hz time-base output
5	DATA	Serial data input
6	CL	Clock input
7	CE	Chip enable
8	PIN	Local oscillator input
9	VDD	5 V supply
10	PDOUT	Charge pump output
11	AIN	Low-pass filter amplifier input
12	AOUT	Low-pass filter amplifier output
13	VSS	Ground
14	XIN	11.16 MHz crystal oscillator input

**SPECIFICATIONS****Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub> max	-0.3 to 6.5	V
Input voltage range	V <sub>IN1</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Logic-level input voltage range	V <sub>IN2</sub>	-0.3 to 6.5	V

Parameter	Symbol	Rating	Unit
Amplifier output current range	I <sub>OUT</sub>	0 to 5	mA
Amplifier output voltage range	V <sub>OUT1</sub>	-0.3 to 15	V
SYC and T8 output voltage range	V <sub>OUT2</sub>	-0.3 to 6.5	V
Output voltage range	V <sub>OUT3</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Power dissipation	P <sub>d</sub> max	150	mW
Operating temperature range	T <sub>OPR</sub>	-40 to 85	°C
Storage temperature range	T <sub>STG</sub>	-55 to 125	°C

### Recommended Operating Conditions

T<sub>a</sub> = -40 to 85 deg. C, V<sub>SS</sub> = 0 V. Values in parentheses are for the LC7215F and LC7215FM.

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	5	V
Supply voltage range	V <sub>DD</sub> op	3.0 (4.5) to 5.5 (5.5)	V

### Electrical Characteristics


V<sub>DD</sub> = 5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 25 deg. C unless otherwise noted. Values in parentheses are for LC7215F and LC7215FM.


Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
Supply current	I <sub>DD</sub>	f <sub>IN</sub> = 13 MHz, S = 1. See note 1.	-	-	10	mA
		f <sub>IN</sub> = 20 MHz, S = 1. See note 1.	-	-	(12)	
		f <sub>IN</sub> = 2.5 MHz, S = 0. See note 1.	-	-	5	
		V <sub>DD</sub> = 5.5 V, O = 0, P = 1. See note 1.	-	1.2	2.0	
		V <sub>DD</sub> = 4.5 V, O = 0, P = 1. See note 2.	-	0.7	1.5	
		V <sub>DD</sub> = 3.0 V, O = 0, P = 1. See note 2.	-	0.4	1.0	
Logic LOW-level input voltage	V <sub>IL</sub>		0	-	0.5	V
Logic HIGH-level input voltage	V <sub>IH</sub>		2.0	-	V <sub>DD</sub>	V
LOW-level input currents	I <sub>IL1</sub>	XIN: V <sub>IN</sub> = V <sub>SS</sub>	-	-	20	μA
	I <sub>IL2</sub>	PIN: V <sub>IN</sub> = V <sub>SS</sub>	-	-	40	
	I <sub>IL3</sub>	CE, CL, DATA: V <sub>IN</sub> = V <sub>SS</sub>	-	-	3.0	
	I <sub>IL4</sub>	AIN: V <sub>IN</sub> = V <sub>SS</sub>	-	0.01	1.0	
HIGH-level input currents	I <sub>IH1</sub>	XIN: V <sub>IN</sub> = V <sub>DD</sub>	-	-	20	μA
	I <sub>IH2</sub>	PIN: V <sub>IN</sub> = V <sub>DD</sub>	-	-	40	
	I <sub>IH3</sub>	CE, CL, DATA: V <sub>IN</sub> = V <sub>DD</sub>	-	-	3.0	
	I <sub>IH4</sub>	AIN: V <sub>IN</sub> = V <sub>DD</sub>	-	0.01	1.0	

Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
LOW-level output voltages	V <sub>OL1</sub>	DOUT: I <sub>O</sub> = 1 mA	-	-	1.0	V
	V <sub>OL2</sub>	PDOUT: I <sub>O</sub> = 0.5 mA	-	-	1.0	
	V <sub>OL3</sub>	XOUT: I <sub>O</sub> = 0.1 mA	-	-	1.0	
	V <sub>OL4</sub>	SYC, TB: I <sub>O</sub> = 0.5 mA	-	-	1.0	
	V <sub>OL5</sub>	AOUT: I <sub>O</sub> = 1 mA	-	-	1.0	
HIGH-level output voltages	V <sub>OH1</sub>	DOUT: I <sub>O</sub> = 1 mA	V <sub>DD</sub> - 1.0	-	-	V
	V <sub>OH2</sub>	PDOUT: I <sub>O</sub> = 0.5 mA	V <sub>DD</sub> - 1.0	-	-	
	V <sub>OH3</sub>	XOUT: I <sub>O</sub> = 0.1 mA	V <sub>DD</sub> - 1.0	-	-	
Amplifier output voltage	V <sub>OUT1</sub>		-	-	13	V
SYC and TB output voltage	V <sub>OUT2</sub>		-	-	5.5	
Input frequency	f <sub>IN</sub>	Sine wave, capacitive coupling, S = 1	2.3 (2.3)	-	13 (20)	MHz
		Sine wave, capacitive coupling, S = 0	0.5	-	2.5	
Crystal oscillator frequency	f <sub>XTAL</sub>	Cl ≤ 30 pF	8.00	11.16	12.00	MHz
Local oscillator input amplitude	V <sub>IN</sub>	Sine wave, capacitive coupling, S = 1	100	-	1,000	mV
		Sine wave, capacitive coupling, S = 0	100	-	1,000	
Output leakage currents	I <sub>OFF1</sub>	SYC, TB: V <sub>O</sub> = 13 V	-	-	3.0	μA
	I <sub>OFF2</sub>	AOUT: V <sub>O</sub> = 13 V	-	-	5.0	
Tristate output LOW-level leakage current	I <sub>OFFL</sub>	PDOUT: V <sub>O</sub> = V <sub>SS</sub>	-	0.01	1.0	nA
Tristate output HIGH-level leakage current	I <sub>OFFH</sub>	PDOUT: V <sub>O</sub> = V <sub>DD</sub>	-	0.01	1.0	nA

**Notes**

1. V<sub>IN1</sub> = V<sub>IN2</sub> = 100 mV. The 11.16 MHz crystal is connected to XIN and XOUT. All other inputs are grounded and all other outputs are open.
2. The 11.16 MHz crystal is connected to XIN and XOUT. All other inputs are connected to V<sub>DD</sub> and all other outputs are open. Backup mode when PLL is halted.
3. S, O, and P are serial data control bits.
4. A capacitor of 1000 pF or more should be connected between V<sub>DD</sub> and V<sub>SS</sub> for supply decoupling.

**Input Timing Characteristics**



$V_{IH} = 2.0 \text{ V}$  to  $V_{DD}$ ,  $V_{IL} = 0$  to  $0.5 \text{ V}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Enable setup time	$t_{ES}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Enable hold time	$t_{EH}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Data setup time	$t_{SU}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Data hold time	$t_{HD}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Clock LOW-level pulsewidth	$t_{LO}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Clock HIGH-level pulsewidth	$t_{HI}$	11.16 MHz crystal	12	-	-	$\mu\text{s}$
		Other crystal frequencies	124 / $f_{XTAL}$	-	-	
Rise time	$t_r$		-	-	1	$\mu\text{s}$
Fall time	$t_f$		-	-	1	$\mu\text{s}$

## FUNCTIONAL DESCRIPTION

### Data Control

Data is clocked into a 20-bit shift register on the rising edge of the clock. When 20 bits have been received and **CE** goes LOW, the data is latched and input to the programmable divider and reference divider.

### Data Format

The 20-bit input data word comprises a 14-bit programmable divider ratio code, a 2-bit mode selection code, a 2-bit reference frequency selection code, a 1-bit programmable divider sensitivity code and a 1-bit output selection code as shown in figure 1.




Figure 1. Data format

## Operating Modes

Data bits O and P determine the operating mode of the synthesizer, and bit T, the 1-bit data output as shown in table 1.

Table 1. Mode selection

Mode	O	P	DOUT	TB	Description
NOR1	0	0	T	8 Hz	Normal operation (with PLL operating)
NOR2	0	1	T	8 Hz	Normal operation (backup when PLL is halted)
TEST1	1	0	X	X	Device test mode
TEST2	1	1			

## Programmable Divider

The programmable divider is set to the required ratio between the output frequency and the reference frequency. Data bits A to N determine the ratio as shown in figure 2. The output frequency is input from the voltage-controlled oscillator in the phase-locked loop.

Bit S selects the programmable divider's input frequency range. When S is 1, the frequency range is 2.3 to 13 MHz for the LC7215, and 2.3 to 20 MHz for the LC7215F and LC7215FM. When S is 0, the frequency range is 0.5 to 2.5 MHz.




Figure 2. Divider ratio

## Reference Divider


The reference divider sets the reference frequency in the phase-locked loop. Data bits Q and R determine the reference frequency as shown in table 2.


Table 2. Reference frequency

Q	R	Reference frequency
0	0	9 kHz
0	1	10 kHz
1	0	1 kHz
1	1	5 kHz

## TYPICAL APPLICATIONS

### VCO Components



**Double-conversion Receiver**

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.