RUMENTS

Data sheet acquired from Harris Semiconductor SCHS087B – Revised March 2002

CMOS Dual Binary to 1 of 4 **Decoder/Demultiplexers**

High-Voltage Types (20-Volt Rating) CD45558: Outputs High on Select CD4556B: Outputs Low on Select

CD4555B and CD4556B are dual one-of-four decoders/demultiplexers. Each decoder has two select inputs (A and B), an Enable input (\overline{E}) , and four mutually exclusive outputs. On the CD4555B the outputs are high on select; on the CD4556B the outputs are low on select.

When the Enable input is high, the outputs of the CD4555B remain low and the outputs of the CD4556B remain high regardless of the state of the select inputs A and B. The CD4555B and CD4556B are similar to types MC14555 and MC14556, respectively.

The CD4555B and CD4556B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix). The CD4555B is also supplied in the 16-lead small-outline package (NSR suffix).

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.


CHARACTERISTIC	V _{DD}	MIN.	MAX.	UNITS
Supply Voltage Range (For T _A = Full Package Temp. Range)	_	3	18	v

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 + 1/32$ inch (1.59 + 0.79 mm) from case for 10p may $1000000000000000000000000000000000000$	


Features:

- Expandable with multiple packages
- Standard, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C -
- Noise margin (full package-temperature range): 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices" Applications:
- Decoding Code conversion
- Demultiplexing (using Enable input as a data input)
- Memory chip-enable selection Function selection




CD4555B, CD4556B Types

FUNCTIONAL DIAGRAM




3

TERMINAL ASSIGNMENTS



CD4556B




CD4555B, CD4556B Types



2010 B

CHARACTER- ISTIC	CONDITIONS			LIMI	TS AT I	INDICA [.]	TED TE	MPERATURES (^o C)			
	Vo	VIN	VDD					+25			
· · ·	(v).	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	_ 1	0,5	·5	5	5	150	150		. 0.04	5	
	- <u>-</u>	0,10	10	10	10	300	· 300	त्यः:	0.04	10	μA
	, C -	0,15	15	20	20	600	600		Q.04	20	
	_	0,20	20	100	100	3000	3000	`×;₩`*`.	0.08	100	N 92
Output Low	0,4	0,5	5	0.64	0.61	0.42	, 0.36	0.51	1 -	$\sim n_{\rm c} = 1$	2.2 C
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	. 2.6	í :	1.1
IOL Min.	254 .5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	<u> </u>	mA
(Source)	2.5	0,5	5	-2	-1.8	1.3	-1.15	-1.6	-3.2	. – .	
Current, IOH Min	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	5 mm	and a
IOH IIII	13.5	0,15	15	-4.2	-4	- 2.8 :	2.4	3.4	-6.8		19 G.
Output Voltage: Low-Level,	-	0,5	5	0.05				-	0	0.05	• . '
	-	0,10	10	0.05					0	0.05	
VOL Max.	_	0,15	15	0.05					0	0.05	
Output Voltage:	··-	0,5	5	4.95				4.95	5	. <u>.</u>	`
High-Level,	. .	0,10	10	9,95				9,95	10		1.00
VOH Min.	-	0,15	15	14.95				14.95	15	- 1	
Input Low	0.5,4.5	-	5	1.5				-	-	1.5	
Voltage,	1,9	_	10	3				1	-	3	
VIL Max.	1.5,13.5	. — 1	15	4					—	4	
Input High	0.5,4.5	_	5	3.5			3.5	_			
Voltage,	1,9	-	10	7				7	_	-	
VIH Min.	1.5,13.5	-	15	11				11	-	-	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μ Α

1



States and the


. .

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$; Input t_p , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ K Ω

 $\{s, \mathbf{y}, j, j\} \in \{i\}$

1 e. j.,


	TEST CONDITIONS		LIM	ITS			
CHARACTERISTIC		V _{DD} Volts	TYP.	MAX.	UNITS		
Propagation Delay Time, tPHL,		5	220	440			
A or B Input to ^t PLH		10	, 95 -	190	ns		
Any Output		15	70	140	• •		
	z.,	5	200	400			
E Input to Any		10	85	170	ns'		
Output		15	65	130	N. S		
		5	100	200			
Transition Time tTHL, TLH		10	50	100	ns		
$\{ (A, A) \} \in \mathcal{A}$		15		80	na ya shaka		
Input Capacitance CIN	Any Input		5	7.5	рF		




OUTPUT HIGH

92C 5 - 24 320R


Fig. 4 — Minimum output high (source) current cherecteristics.







TRUTH TABLE






Fig. 6 — CD4555B logic diagram (1 of 2 identical circuits).




Fig. 7 - Typical propagation delay time vs. load capacitance (A or B input to any output).

9205-24938




Fig. 10 - Typical transition time vs. load capacitance.




Fig. 13 - Input voltage test circuit.

VOLTS


V_{DD}

600


9205-27401R

e2C8 -24 9

CD4555B, CD4556B Types



CD4555B, CD4556B Types



41.44

3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated