

# CD4034B Types

## CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

High-Voltage Types (20-Volt Rating)

■ CD4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:

1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRO-NOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PAR-ALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

### PARALLEL OPERATION

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

### Applications:

- Parallel Input/Parallel Output, Serial Input/Parallel Output, Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- Address register
- Buffer register
- Bus system register with enable parallel lines at bus side
- Double bus register system
- Up-Down Johnson of ring counter
- Pseudo-random code generators
- Sample and hold register (storage, counting, display)
- Frequency and phase comparator

#### SERIAL OPERATION

A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).


The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034B packages.

The CD4034B types are supplied in 24-lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline package (NSR suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE. (Vpp)

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	
For T <sub>A</sub> = +100°C to +125°C	. Derate Linearity at 12mW/ <sup>0</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Packag	e Types)100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s r	nax +265°C



### Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines (3-state output)
- Data recirculation for register expansion
- Multipackage register expansion
- Fully static operation dc-to-10 MHz (typ.) at V<sub>DD</sub> = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin (over full package-temperature range):
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at V<sub>DD</sub> = 10 V
  - 2.5 V at V<sub>DD</sub> = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

### RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V <sub>DD</sub>	LIMITS		
СНАКА	(v)	Min.	Max.	UNITS	
Supply-Voltage Range Temperature Rang	e (For T <sub>A</sub> = Full Package- e)		3	18	V
Data Setup Time, t <sub>S</sub>		5	160	_	
	Serial Data to Clock	10	60		ns
		15	40	_	
		5	50	_ (	
	Parallel Data to Clock	10	30	-	ns
		15	20	_	
Clock Pulse Width, t <sub>W</sub>		5	350	-	
		10	140	_	ns
		15	80	-	
Clock Input Frequency, f <sub>CL</sub>		5		2	
		10	dc	5	MHz
		15		7	
Clock Input Rise or F	all Time, t <sub>r</sub> CL, t <sub>f</sub> CL*	5, 10, 15	_	15	μs

\*If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.








Fig. 1 - Steering logic diagram.










\* INPUT REFERS TO ANY OF THE "A" OR "B" DATA INPUTS, "A" ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS \*\* TSLM AND TSHE ARE SET-UP TIMES 9205-20078

Fig. 3 - Synchronous operation propagation delay times, transition times, and set-up times.




# COMMERCIAL CMOS HIGH VOLTAGE ICs

3

Vss

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						U N I T	
	V <sub>O</sub>	VIN (V)			40	+85	+125	Min.	+25 Typ.	Max.	S
· · · · · · · · · · · · · · · · · · ·	_	0,5	5	5	5	150	150	_	0.04	5	
Quiescent Device		0,10	10	10	10	300	300		0.04	10	
Current,		0,15	15	20	20	600	600		0.04	20	μA
I <sub>DD</sub> Max.	-	0,20	20	100	100	3000	3000	-	0.08	100	
0.00	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
Output Low (Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Quantum Illink	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	0.9	-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	4	2.8	- 2.4	-3.4	-6.8		
Output Voltage:		0,5	5	5 0.05 –				0	0.05		
Low Level,	—	0,10	10	0.05				_	0	0.05	
V <sub>OL</sub> Max.	-	0,15	15	0.05				-	0	0.05	
Output		0,5	- 5	4.95 4.95 5 -					-		
Voltage: High-Level,	-	0,10	10	9.95				9.95	10	_	1
VOH Min.		0,15	15	14.95				14.95	15	-	
Input Low	0.5,4.5		5			1.5		_	-	1.5	
Voltage	1,9	-	10	3				-	-	3	-
VIL Max.	1.5,13.5		15	4				-	-	4	
Input High	0.5,4.5	-	5	3.5 3.5 -			_				
Voltage, V <sub>IH</sub> Min.	1,9	-	10	7				7	_	-	]
	1.5,13.5		15			11		11	-	-	
Input Current * I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	1	±10 <sup>-5</sup>	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μA



\* All inputs except A and B Lines.




Fig. 8 – Minimum output high (source) current characteristics.





Fig. 9 - Typical transition time as a function of load capacitance.






Fig. 11 - Register stage logic diagram (1 of 8 stages).





Fig. 12 – Typical dynamic power dissipation as a function of clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 13 – Dynamic power dissipation test circuit.





Fig. 14 - Quiescent-device-current test circuit.



### Fig. 15 - Input-current test circuit.

### TRUTH TABLE FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	X	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output


Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent D<sub>S</sub> transfer into Flip Flops.


1 = HIGH LEVEL 0 = LOW LEVEL X = DON'T CARE

### **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A = 25^{\circ}C$ ; input $t_t, t_t = 20 \text{ ns}$ ,


 $C_{\rm L} = 50 \ pF$ ,  $R_{\rm L} = 200 \ k\Omega$ 


CHARACTERI	V.: 00	Г	UNITS			
CHANACIEN	V <sub>D0</sub> (V)	MIN.	TYP.	MAX.	UNITS	
<b>Propagation Delay Time</b>	, teni, tein	5	- 1	350	700	
A(B) Parallel Data In	to	10	_	120	240	
B(A) Parallel Data Ou	It	15	_	85	170	
Serial to Parallel Data	Out	1				
3-State Propagation Dela	AY TPLZ, TPHZ	5		200	400	1
A/B or AE to "A" OUT	Г t <sub>PZL</sub> , t <sub>PZH</sub>	10	-	80	160	
	- <sup>1</sup>	15	- 1	60	120	
Transition Time,	tTHL, TTLH	5		100	200	
		10	-	50	100	
		15	- 1	40	80	
Minimum Data Setup Tir	ne, t <sub>su</sub>	5		80	160	1
Serial Data to Clo	ock	10	-	30	60	ns
		15	-	20	40	
		5	-	25	50	1
Parallel Data to C	lock	10	. —	15	30	
		15	-	10	. 20	
Minimum Data Hold Tim	e, t <sub>H</sub>	5			50	1
		10	- 1	- 1	15	
		15	_	- 1	10	
Minimum High-Level		5	<u>  </u>	175	350	1
Pulse Width,	tw	10	_	70	140	
AE, P/S, A/S		15	-	40	80	
Maximum Clock		5	2	4	-	
Frequency,	fcl	10	5	10	_	MHz
		15	7	14	-	
Minimum Clock Pulse		5		125	250	
Width,	tw .	10	-	50	100	ns
		15	-	35	70	· · ·
Maximum Clock Rise or	<u> </u>	5,10,15		1	15	
Fall Time,	t,CL, t,CL*	5,10,15	-	-	15	μs
Input Capacitance,	CIN	Any Input		5	7.5	pF






SERIAL DATA






'If more than one unit is cascaded tCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Fig. 18 - 16-bit serial in/gated parallel out register.








A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.

When parallel inputs are not used Reg. 3 and 4 and associated logic are not required. \* Shift left input must be disabled during parallel entry.

Fig. 20 — Shift right/shift left with parallel inputs.









3

HIGH VOLTAGE IC8







.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Dimensions and pad layout for CD4034BH.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated