CMOS LSI

LC75373E

SANYO

Electronic Volume Control for Car Stereo Systems

Overview

The LC75373E is an electronic volume control that can implement volume, balance, fader, bass/treble + super bass, loudness, input switching, and input/output level control functions with a minimal number of external components.

Functions

- Volume: Provides 81 positions, from 0 dB to -79 dB (in 1-dB steps) and -∞. A balance function can be implemented by controlling the left and right channels independently.
- Fader: This function can attenuate either the rear or the front outputs over 16 positions. (From 0 to -20 dB in 2-dB steps, from -20 to -25 dB in one 5-dB step, from -25 to -45 dB in 10-dB steps, -60 dB, and -∞3
- Bass/treble: Forms an NF-type tone control circuit with the addition of external capacitors. The base and treble controls each have 15 positions.
- Input gain: The input signal can be amplified from 0 dB to +18.75 dB in 1.25 dB steps.
- Output gain: One of two output of 0 dB and + 6.5 dB can be selected for fader output.
- Input switch: The signal can be selected from one of four inputs for each of the left and right channels.
- Super bass: The position of super bass can be controlled in 11 steps.

Features

- On-chip buffer amplifiers for a minimum of external components,
- Built-in reference voltage generation circuit
- Serial data input: Supports CCB format communication with the system controller.

Specifications


Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Symbol Parameter Conditions Unit Ratings Maximum supply voltage V_{DD} max V_{DD} 11 V Maximum input voltage V_{IN} max CL, DI, CE V_{SS} – 0.3 to V_{DD} + 0.3 v Operating temperature Topr -40 to +85 °C -50 to +125 °C Storage temperature Tstg

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Package Dimensions

unit: mm 3148-QFP44MA



• CCB is a trademark of SANYO ELECTRIC CO., LTD.

• CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.


Allowable Operating Ranges at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions		min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}		6.0	År	10.5	V
Input high-level voltage	VIH	CL, DI, CE		4.0		V _{DD}	V
Input low-level voltage	VIL	CL, DI, CE		V _{SS}		1.0	V
Input voltage amplitude	V _{IN}	CL, DI, CE, LVRIN, RVRIN, L1 to L4, R1 to R4 LFIN, RFIN, LSIN, RSIN		Vss	ġ.	VDD - Alter	Vр-р
Input pulse width	t _{øW}	CL		<i>f f</i> 1	States .	a fair and a second sec) µs
Setup time	tsetup	CL, DI, CE	, in the second s	1		a she she	μs
Hold time	thold	CL, DI, CE	Street and	/ 1 👯		and the second second	μs
Operating frequency	fopg	CL			ana sé	500	kHz

Operating frequency	topg		1980 - Y	Seig St	500	KHZ
Electrical Characteristi	cs at Ta =	$= 25^{\circ}\mathrm{C}, \mathrm{V}_{\mathrm{DD}} = 8 \mathrm{V}, \mathrm{V}_{\mathrm{SS}} = 0 \mathrm{V}$				
Parameter	Symbol	Conditions	min	typ	max	Unit
[Input Block]		// # ⁹⁴ 4		de la compañía de la		
Maximum input gain	Gin max			418.75		dB
Step resolution	Gstep	11 000	and a second second	+1.25		dB
[Output Block]		// <u>2</u> . 28.	S. S.			
Maximum output gain	Gout max		and a second	+6.5		dB
[Volume Control Block]						
Step resolution	ATstep		and the second s	1		dB
Step error	ATerr	step = 0 to -20 dB step = -20 to -50 dB	-1 -3	0 0	+1 +3	dB dB
[Fader Volume Block]						
Step resolution	ATstep	step =0 to -20 dB step = -20 to -25 dB step = -25 to -45 dB		2 5 10		dB
Step error	ATerr	step = 0 to -45 dB step = -45 to -60 dB	-2 -3	0 0	+2 +3	dB dB
Output load resistance	RL a		10			kΩ
[Bass/Treble Control Block]						
Bass control range	Gbass	Max boost/cut	±9	±10.5	±12	dB
Treble control range	Gtre	Max boost/cut	±8	±10.5	±13	dB
[Super Bass Block 1 (Type GEQ)]	d de la	S - 17				
Control range	Crange	Max boost		+17		dB
Step resolution	ATstep			+1.7		dB
[Super Bass Block 2 (Type T)]		NS //				
Control range	Crange	Max. boost		+20		dB
Step resolution	ATstep			+2.0		dB
[Overall Characteristics]	-Åa					
Total harmonic distortion	THD	Vin = 1 Vrms, f = 1 kHz, all settings flat overall		0.003	0.01	%
Crosstalk	СТ	$V_{N} = 1$ Vrms, f = 1 kHz, all settings flat overall, Rg = 1 k Ω		80.5		dB
Output at maximum attenuation	V _o mín.	$V_{IN} = 1$ Vrms, f = 1 kHz, main volume at $-\infty$		-80		dB
1/ 62200.400	N _N 1	All settings flat overall (IHF-A), Rg = 1 k Ω		8		μV
Output noise voltage	V _N 2	All settings flat overall (DIN-AUDIO), Rg = 1 k Ω		10		μV
Input high-level current	In In	CL, DI, CE: V _{IN} = 8 V			10	μA
Input nign-level current	7 JP 10					


Note: Values in parenthesis are targets and will be fixed after evaluation.

Equivalent Circuit Block Diagram




Sample Application Circuit


1. When super bass circuit 1 (Type GEQ) is used



2. When super bass circuit 2 (Type T) is used



Pin Assignment



Pin Functions


Pin No.	Symbol	Function	Note
19	Vref	 1/2 V_{DD} voltage generation block. A capacitor must be connected between Vref and V_{SS} to suppress power supply ripple. 	
20 21 14 13	LROUT LFOUT RROUT RFOUT	• Fader outputs. The front and rear systems can be attenuated independently	
22 12	LFIN RFIN	Fader inputs Must be driven from low-impedance circuits.	en de la constante
28 6	LTOUT RTOUT	• Tone control outputs	
31 30 29 3 4 5	LT1 LT2 LT3 RT1 RT2 RT3/defector RT3/defector	Connections for the bass and treble compensation capacitors for the tone control circuit. Connect high-band compensation capacitors between T1 and T2. Connect tow-band compensation capacitors between T2 and T3.	
26 25 24 8 0 0	LS1 LS2 LS3 RS1 RS2 RS3	• Super bass compensation capacitors	
33 1	LVRIN	 4-dB volume control inputs These inputs must be driven from low-impedance circuits. 	

Continued on next page.


Continued from preceding page.

Pin No.	Symbol	Function	Note		
34 44	LSELO RSELO	• Outputs from the input selector			
38 37 36 35	L1 L2 L3 L4	• Signal inputs			
40 41 42 43	R1 R2 R3 R4		and a start of the		
39	V _{DD}	Power supply connection			
15	V _{SS}	Ground			
18	CE	Chip enable. Data is latched internally at the point this pin goes from high to low. The analog switches operate at that point. Data transfer is enabled when this pin is high.			
16	CL				
17	DI	Inputs for the serial data and clock used for LSt control			
32	LCOM	1/ 4.9 3 //			
2	RCOM	1-dB block common outputs			
27	LSIN	Super bass inputs			
7	RSIN	These inputs must be driven by low-impedance circuits.			
11 23	RSOUT LSOUT	Super bass outputs			


Input Block Equivalent Circuit




Main Volume Control Equivalent Circuit



Tone Control Block Equivalent Circuit









Super Bass Block Circuit 1 External Capacitor Calculation Example

The LC75373E external capacitors function as the structural elements for simulated inductances. This section presents the equivalent circuits and the formulas used to calculate the desired center frequencies.








Control System Timing and Data Format


The LC75373E is controlled by applying serial data in the stipulated format to the CE, CL, and DI pins. The data consists of 52 bits, of which 8 bits are the chip address and 44 bits are the data.




Note: 1. The bits D36 to D43 are LSI test bits and must be set to 0. 2. Concerning super bass switching

If the Q for super bass 1 is to be set to a relatively large value


If the Q for super bass 2 can be set to a relatively small value without problem







Output level-dB

Fader volume control step characteristics





LC75373E



THD-Frequency characteristics

Usage Notes

- 1. The states of the internal analog switches are undefined when power is first applied. Use an external muting circuit or other technique to mute the outputs until correct control data has been set up in the LC75373E.
- 2. Either cover the lines connected to the CL, DI, and CE pins with the ground pattern or use shielded cable for those lines to prevent the high-frequency digital signals on those lines from entering the analog system.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - O Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.