
## INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 1995 Mar 21

**Philips Semiconductors** 





### TDA9812

### FEATURES

- 5 V positive supply voltage
- Gain controlled wide band VIF-amplifier (AC-coupled)
- True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
- Gated phase detector for L/L accent standard
- VCO frequency switchable between L and L accent (alignment external) picture carrier frequency
- Separate video amplifier for sound trap buffering with high video bandwidth
- VIF AGC detector for gain control, operating as peak sync detector for B/G (optional external AGC) and peak white detector for L; signal controlled reaction time for L
- Tuner AGC with adjustable Take Over Point (TOP)
- AFC detector without extra reference circuit
- AC-coupled limiter amplifier for sound intercarrier signal
- Alignment-free FM-PLL demodulator with high linearity, switchable de-emphasis for FM
- AM-SIF AGC detector for gain controlled SIF amplifier
- AM demodulator without extra reference circuit
- Stabilizer circuit for ripple rejection and to achieve constant output signals.

#### **ORDERING INFORMATION**

### **GENERAL DESCRIPTION**

The TDA9812/T is an integrated circuit for multistandard vision IF signal processing and AM and FM sound demodulation in TV and VTR sets.


TYPE	PACKAGE					
NUMBER	NAME DESCRIPTION VERS					
TDA9812	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1			
TDA9812T	SO28	plastic small outline package; 28 leads body width 7.5 mm	SOT136-1			

### TDA9812

### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VP	supply voltage		4.5	5	5.5	V
Ι <sub>Ρ</sub>	supply current		82	96	110	mA
V <sub>i VIF(rms)</sub>	vision IF input signal voltage sensitivity (RMS value)	-1 dB video at output	-	60	100	μV
V <sub>o CVBS(p-p)</sub>	CVBS output signal voltage (peak-to-peak value)		1.7	2.0	2.3	V
B <sub>-3</sub>	-3 dB video bandwidth on pin CVBS	B/G and L standard; C <sub>L</sub> < 20 pF; R <sub>L</sub> > 1 k $\Omega$ ; AC load	7	8	-	MHz
S/N(W)	weighted signal-to-noise ratio for video		56	60	-	dB
$IM_{\alpha 1.1}$	intermodulation attenuation at 'blue'	f = 1.1 MHz	58	64	-	dB
$IM_{\alpha 3.3}$	intermodulation attenuation at 'blue'	f = 3.3 MHz	58	64	-	dB
$lpha_{H(sup)}$	suppression of harmonics in video signal		35	40	-	dB
V <sub>i SIF(rms)</sub>	sound IF input signal voltage sensitivity (RMS value)	-3 dB video at AF output	-	70	100	μV
V <sub>o(rms)</sub>	audio output signal voltage for FM (RMS value)	B/G standard; 54% modulation	-	0.5	-	V
	audio output signal voltage for AM (RMS value)	L standard; 54% modulation	-	0.5	-	V
THD	total harmonic distortion	54% modulation				
	FM		_	0.15	0.5	%
	AM		_	0.5	1.0	%
S/N (W)	weighted signal-to-noise ratio	54% modulation				
	FM		-	60	-	dB
	AM		47	53	_	dB

#### **BLOCK DIAGRAM**



#### PINNING

SYMBOL	PIN SDIP32	PIN SO28	DESCRIPTION
V <sub>i VIF1</sub>	1	1	VIF differential input signal voltage 1
V <sub>i VIF2</sub>	2	2	VIF differential input signal voltage 2
C <sub>BL</sub>	3	3	black level detector
n.c.	4	_	not connected
n.c.	5	_	not connected
TADJ	6	4	tuner AGC take-over adjust (TOP)
T <sub>PLL</sub>	7	5	PLL loop filter
C <sub>SAGC</sub>	8	6	SIF AGC capacitor
STD	9	7	standard switch
V <sub>o CVBS</sub>	10	8	CVBS output signal voltage
LSWI	11	9	L/L accent switch
V <sub>o AF</sub>	12	10	audio voltage frequency output
DEEMI	13	11	de-emphasis input
DEEMO	14	12	de-emphasis output
C <sub>DEC</sub>	15	13	decoupling capacitor
n.c.	16	14	not connected
V <sub>i FM</sub>	17	15	sound intercarrier input voltage
n.c.	18	_	not connected
TAGC	19	16	tuner AGC output
V <sub>o(int)</sub>	20	17	sound intercarrier output voltage
V <sub>o(vid)</sub>	21	18	composite video output voltage
V <sub>i(vid)</sub>	22	19	video buffer input voltage
AFC	23	20	AFC output
VCO1	24	21	VCO1 reference circuit for 2f <sub>PC</sub>
VCO2	25	22	VCO2 reference circuit for 2f <sub>PC</sub>
C <sub>ref</sub>	26	23	$1/_2V_P$ reference capacitor
GND	27	24	ground
C <sub>VAGC</sub>	28	25	VIF AGC capacitor
V <sub>P</sub>	29	26	supply voltage
n.c.	30	_	not connected
V <sub>i SIF1</sub>	31	27	SIF differential input signal voltage 1
V <sub>i SIF2</sub>	32	28	SIF differential input signal voltage 2



#### FUNCTIONAL DESCRIPTION

#### Vision IF amplifier

The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration.

### Tuner and VIF AGC

The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC take-over point can be adjusted. This allows the tuner and the SWIF filter to be matched to achieve the optimum IF input level.

The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level. Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black-level detector voltage.

### Frequency-Phase detector (FPLL)

The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.

#### VCO, travelling wave divider and AFC

The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its freerunning frequency to actually double the PC frequency is generated by the Frequency-Phase detector and fed via the loop filter to the first variable capacitor (FPLL). This control voltage is amplified and additionally converted into a current which represents the AFC output signal. The VCO centre frequency can be decreased (required for L/L accent standard) by activating an additional internal capacitor. This is achieved by using the L/L accent switch. In this event the second variable capacitor can be controlled by a variable resistor at the L/L accent switch for setting the VCO centre frequency to the required L/L accent value. At centre frequency the AFC output current is equal to zero.

The oscillator signal is divided-by-two with a Travelling Wave Divider (TWD) which generates two differential output signals with a 90 degree phase difference independent of the frequency.

#### Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the 'in phase' signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.

The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for B/G and L standard. The standard dependent level shift in this stage delivers the same sync level for positive and negative modulation. The video output signal is 1 V (p-p) for nominal vision IF modulation.

#### Video buffer

For an easy adaption of the sound traps an operational amplifier with internal feedback is used in the event of B/G and L standard. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.

#### SIF amplifier and AGC for AM sound

The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.

The SIF AGC detector is related to the SIF input signals (average level of AM carrier) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator. The SIF AGC reaction time is set to 'slow' for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to 'fast' mode controlled by the VIF AGC detector.

#### Intercarrier mixer

The intercarrier mixer is realized by a multiplier. The VIF amplifier output signal is fed to the intercarrier mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components.

#### AM demodulator

The AM demodulator is realized by a multiplier. The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.

#### **FM** detector

The FM detector consists of a limiter, an FM-PLL and an AF amplifier. The limiter provides the amplification and limitation of the FM sound intercarrier signal before demodulation. The result is high sensitivity and AM suppression. The amplifier consists of 7 stages which are internally AC-coupled in order to minimize the DC offset and to save pins for DC decoupling.

and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM-demodulator The AF amplifier consists of two parts:
The AF preamplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator by principle a small output signal is

common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 33 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal, at which the de-emphasis network for FM sound is applied. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.

The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector. The

oscillator is locked to the FM intercarrier signal, output

frequency tracks with the modulation of the input signal

from the limiter. As a result of locking, the oscillator

• The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to AM, FM de-emphasis or mute state, controlled by the standard switching voltage and the mute switching voltage.

#### Internal voltage stabilizer and $\frac{1}{2}V_{P}$ -reference

The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.

For all audio output signals the constant reference voltage cannot be used because large output signals are required. Therefore these signals refer to half the supply voltage to achieve a symmetrical headroom, especially for the rail-to-rail output stage. For ripple and noise attenuation the  $1/_2$ V<sub>P</sub> voltage has to be filtered via a low-pass filter by using an external capacitor together with an integrated resistor (f<sub>g</sub> = 5 Hz). For a fast setting to  $1/_2$ V<sub>P</sub> an internal start-up circuit is added.

### TDA9812

### LIMITING VALUES

#### SDIP32

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 29)	maximum chip temperature of +120 °C; note 1	0	5.5	V
Vi	voltage at pins 1 to 9, 11 to 19, 22, 23 and 28 to 32		0	V <sub>P</sub>	V
t <sub>s(max)</sub>	maximum short-circuit time		-	10	s
V <sub>19</sub>	tuner AGC output voltage		0	13.2	V
T <sub>stg</sub>	storage temperature		-25	+150	°C
T <sub>amb</sub>	operating ambient temperature		-20	+70	°C
V <sub>esd</sub>	electrostatic handling voltage	note 2	-300	+300	V

#### Notes

- 1.  $I_P$  = 110 mA;  $T_{amb}$  = +70 °C;  $R_{th j-a}$  = 60 K/W for SDIP32 and  $R_{th j-a}$  = 80 K/W for SO28.
- 2. Charge device model class B: equivalent to discharging a 200 pF capacitor via a 0  $\Omega$  series resistor.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air		
	SDIP32	60	K/W
	SO28	80	K/W

### TDA9812

### CHARACTERISTICS

SDIP32 pinning;  $V_P = 5 V$ ;  $T_{amb} = +25 °C$ ; see Table 1 for input frequencies and level; input level  $V_{i | F | 1, 2} = 10 mV$  RMS value (sync-level for B/G, peak white level for L); video modulation DSB; residual carrier B/G: 10%; L = 3%; video signal in accordance with *"CCIR, line 17"*; measurements taken in Fig.17 unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	29)	I	1	-		1
V <sub>P</sub>	supply voltage	note 1	4.5	5	5.5	V
I <sub>P</sub>	supply current		82	96	110	mA
Vision IF am	plifier (pins 1 and 2)					•
V <sub>i(VIF)(rms)</sub>	input signal voltage sensitivity (RMS value)	B/G standard; –1 dB video at output	-	60	100	μV
V <sub>i(max)(rms)</sub>	maximum input signal voltage (RMS value)	B/G standard; +1 dB video at output	120	200	-	mV
$\Delta V_{o(int)}$	internal IF amplitude difference between picture and sound carrier	within AGC range; B/G standard; ∆f = 5.5 MHz	-	0.7	1	dB
G <sub>IF</sub>	IF gain control range	see Figs 5 and 6	65	70	-	dB
R <sub>i(diff)</sub>	differential input resistance	note 2	1.7	2.2	2.7	kΩ
C <sub>i(diff)</sub>	differential input capacitance	note 2	1.2	1.7	2.5	pF
V <sub>1/2</sub>	DC input voltage		-	3.4	-	V
True synchro	onous video demodulator; see no	ote 3	•		1	
f <sub>VCO(max)</sub>	maximum oscillator frequency for carrier regeneration	f = 2f <sub>pc</sub>	125	130	-	MHz
$\Delta f_{VCO}$	oscillator drift (free-running) as a function of temperature	I <sub>AFC</sub> = 0; note 4	-20	_	+20	ppm/K
V <sub>0 ref(rms)</sub>	oscillator voltage swing at	B/G and L standard	70	100	130	mV
	pins 24 and 25 (RMS value)	L/L accent standard	45	65	85	mV
$\Delta f_{pc(capt)}$	vision carrier capture frequency	B/G and L standard	±1.5	±2.0	-	MHz
	range	L/L accent standard; $f_{pc} = 33.9 \text{ MHz};$ $R_{11} = 5.6 \text{ k}\Omega$	±1.0	±1.3	-	MHz
$\Delta f_{pc(ff)}$	vision carrier frequency (free-running) accuracy	L/L accent standard; $f_{pc} = 33.9 \text{ MHz};$ $R_{11} = 5.6 \text{ k}\Omega$	-	±200	±400	kHz
$\Delta f_{pc(alg)}$	L/L accent alignment frequency range	I <sub>AFC</sub> = 0	±400	±600	-	kHz
t <sub>acqu</sub>	acquisition time	BL = 60 kHz; note 5	-	-	30	ms
V <sub>i (VIF)(rms)</sub>	VIF input signal voltage sensitivity for PLL to be locked (RMS value; pins 1 and 2)	maximum IF gain; note 6	-	30	70	μV
I <sub>PLL(os)</sub>	FPLL offset current at pin 7	note 7	_	_	±4.5	μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite vi	ideo amplifier (pin 21; sound ca	rrier OFF)		1		1
V <sub>o video(p-p)</sub>	output signal voltage (peak-to-peak value)	see Fig.13	0.88	1.0	1.12	V
V <sub>21(sync)</sub>	sync voltage level	B/G and L standard	-	1.5	-	V
V <sub>21(clu)</sub>	upper video clipping voltage level		V <sub>P</sub> – 1.1	V <sub>P</sub> – 1	-	V
V <sub>21(cll)</sub>	lower video clipping voltage level		-	0.3	0.4	V
R <sub>21</sub>	output resistance	note 2	-	-	10	Ω
I <sub>int 21</sub>	internal DC bias current for emitter-follower		1.6	2.0	-	mA
I <sub>21(max)(sink)</sub>	maximum AC and DC output sink current		1.0	-	-	mA
I <sub>21(max)(source)</sub>	maximum AC and DC output source current		2.0	-	-	mA
B <sub>-1</sub>	–1 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 50 pF; R <sub>L</sub> > 1 k $\Omega$ ; AC load	5	6	_	MHz
B <sub>-3</sub>	-3 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 50 pF; R <sub>L</sub> > 1 kΩ; AC load	7	8	-	MHz
α <sub>H</sub>	suppression of video signal harmonics	$\label{eq:classical_constraint} \begin{array}{l} C_L < 50 \text{ pF};  R_L > 1  k\Omega; \\ \text{AC load}; \text{ note 8a} \end{array}$	35	40	-	dB
PSRR	power supply ripple rejection at pin 21	video signal; grey level; see Fig.16				
		B/G standard	32	35	-	dB
		L standard	26	30	-	dB
CVBS buffer	amplifier (only) and noise clippe	er (pins 10 and 22)				
R <sub>22</sub>	input resistance	note 2	2.6	3.3	4.0	kΩ
C <sub>22</sub>	input capacitance	note 2	1.4	2	3.0	pF
V <sub>22</sub>	DC input voltage		1.5	1.8	2.1	V
Gv	voltage gain	B/G and L standard; note 9	6.5	7	7.5	dB
V <sub>10(clu)</sub>	upper video clipping voltage level		3.9	4.0	-	V
V <sub>10(cll)</sub>	lower video clipping voltage level		-	1.0	1.1	V
R <sub>10</sub>	output resistance	note 2	-	_	10	Ω
lint 10	DC internal bias current for emitter-follower		2.0	2.5	-	mA
I <sub>10(max)</sub> (sink)	maximum AC and DC output sink current		1.4	-	-	mA
I <sub>10(max)</sub> (source)	maximum AC and DC output source current		2.4	-	-	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
B <sub>-1</sub>	-1 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 20 pF; R <sub>L</sub> > 1 k $\Omega$ ; AC load	8.4	11	-	MHz
B <sub>-3</sub>	-3 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 20 pF; R <sub>L</sub> > 1 k $\Omega$ ; AC load	11	14	_	MHz
Measuremen	ts from IF input to CVBS output	(pin 10; 330 $\Omega$ between pin	s 21 and	22, soun	d carrier	OFF)
Vo CVBS(p-p)	CVBS output signal voltage on pin 10 (peak-to-peak value)	note 9	1.7	2.0	2.3	V
Vo CVBS(sync)	sync voltage level	B/G standard	_	1.35	_	V
		L standard	-	1.35	_	V
ΔVo	deviation of CVBS output signal	50 dB gain control	-	-	0.5	dB
	voltage at B/G	30 dB gain control	_	_	0.1	dB
$\Delta V_{o(blBG)}$	black level tilt in B/G standard	gain variation; note 10	-	-	1	%
$\Delta V_{o(blL)}$	black level tilt for worst case in L standard	vision carrier modulated by test line (VITS) only; gain variation; note 10	_	-	1.9	%
$\Delta G_{diff}$	differential gain	"CCIR, line 330"	-	2	5	%
$\Delta \phi_{diff}$	differential phase	"CCIR, line 330"	-	1	2	deg
B <sub>-1</sub>	-1 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 20 pF; R <sub>L</sub> > 1 kΩ; AC load	5	6	_	MHz
B_3	-3 dB video bandwidth	B/G and L standard; C <sub>L</sub> < 20 pF; R <sub>L</sub> > 1 kΩ; AC load	7	8	-	MHz
S/N (W)	weighted signal-to-noise ratio	see Figs 9 and 10; note 11	56	60	-	dB
S/N	unweighted signal-to-noise ratio	see Figs 9 and 10; note 11	49	53	-	dB
ΙΜα <sub>1.1</sub>	intermodulation attenuation at 'blue'	f = 1.1 MHz; see Fig.11; note 12	58	64	-	dB
	intermodulation attenuation at 'yellow'	f = 1.1 MHz; see Fig.11; note 12	60	66	-	dB
IMα <sub>3.3</sub>	intermodulation attenuation at 'blue'	f = 3.3 MHz; see Fig.11; note 12	58	64	-	dB
	intermodulation attenuation at 'yellow'	f = 3.3 MHz; see Fig.11; note 12	59	65	-	dB
$\alpha_{c(rms)}$	residual vision carrier (RMS value)	B/G and L standard; fundamental wave and harmonics	_	2	5	mV
α <sub>H(sup)</sub>	suppression of video signal harmonics	note 8a	35	40	-	dB
α <sub>H(spur)</sub>	spurious elements	note 8b	40	_	_	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PSRR	power supply ripple rejection at pin 10	video signal; grey level; see Fig.16				
		B/G standard	25	28	-	dB
		L standard	20	23	_	dB
VIF-AFC det	ector (pin 28)					
I <sub>28</sub>	charging current	B/G and L standard; note 10	0.75	1	1.25	mA
	additional charging current	L standard in event of missing VITS pulses and no white video content	1.9	2.5	3.1	μA
	discharging current	B/G standard	15	20	25	μA
		normal mode L	225	300	375	nA
		fast mode L	30	40	50	μA
t <sub>resp</sub>	AGC response to an increasing VIF step	B/G and L standard; note 13	-	0.05	0.1	ms/dB
	AGC response to a decreasing VIF step	B/G standard	-	2.2	3.5	ms/dB
		fast mode L	_	1.1	1.8	ms/dB
		normal mode L; note 13	-	150	240	ms/dB
ΔIF	VIF amplitude step for activating fast AGC mode	L standard	-2	-6	-10	dB
V <sub>3</sub>	threshold voltage level additional charging current	see Fig.13				
		L standard	-	1.95	-	V
		L standard; fast mode L	-	1.65	-	V
Tuner AGC (	pin 19)			•		
V <sub>i(rms)</sub>	IF input signal voltage for minimum starting point of tuner take-over (RMS value)	input at pins 1 and 2; $R_{TOP} = 22 k\Omega;$ $I_{19} = 0.4 mA$	_	2	5	mV
	IF input signal voltage for maximum starting point of tuner take-over (RMS value)	input at pins 1 and 2; R <sub>TOP</sub> = 0 $\Omega$ ; I <sub>19</sub> = 0.4 mA	50	100	5	mV
V <sub>19</sub>	permissible output voltage	from external source; note 2	-	_	13.2	V
	saturation voltage	I <sub>19</sub> = 1.5 mA	-	-	0.2	V
$\Delta V_{19}$	variation of take-over point by temperature	I <sub>19</sub> = 0.4 mA	-	0.03	0.07	dB/K
I <sub>19(sink)</sub>	sink current	no tuner gain reduction; see Figs 5 and 6				
		V <sub>19</sub> = 12 V	-	-	2.5	μA
		V <sub>19</sub> = 13.2 V	-	-	5	μA
		maximum tuner gain reduction	1.5	2	2.6	mA
$\Delta G_{IF}$	IF slip by automatic gain control	tuner gain current from 20 to 80%	-	6	8	dB
	· ·	•	•		•	•

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AFC circuit (	pin 23); see Fig.12 and note 14		•	ł	ł	1
S	control steepness $\Delta I_{23}/\Delta f$	note 15	0.5	0.72	1.0	μA/kHz
$\Delta f_{IF}$	frequency variation by temperature	I <sub>AFC</sub> = 0; note 5	-20	-	+20	ppm/K
V <sub>23</sub>	output voltage upper limit	see Fig.12	V <sub>P</sub> – 0.6	V <sub>P</sub> – 0.3	-	V
	output voltage lower limit	see Fig.12	-	0.3	0.6	V
I <sub>23(source)</sub>	output source current		150	200	250	μA
I <sub>23(sink)</sub>	output sink current		150	200	250	μA
$\Delta I_{23(p-p)}$	residual video modulation current (peak-to-peak value)	B/G and L standard	-	20	30	μΑ
Sound IF am	plifier (pins 31 and 32)	•			•	
V <sub>i(SIF)(rms)</sub>	input signal voltage sensitivity (RMS value)	-3 dB video at AF output; pin 12	-	70	100	μV
V <sub>i(max)(rms)</sub>	maximum input signal voltage (RMS value)	+1 dB video at AF output; pin 12	80	140	-	mV
G <sub>SIF</sub>	SIF gain control range	see Figs 7 and 8	60	66	-	dB
R <sub>i(diff)</sub>	differential input resistance	note 2	1.7	2.2	2.7	kΩ
C <sub>i(diff)</sub>	differential input capacitance	note 2	1.2	1.7	2.5	pF
V <sub>31/32</sub>	DC input voltage		-	3.4	-	V
α <sub>SIF/VIF</sub>	crosstalk attenuation between SIF and VIF input	between pins 1 and 2 and pins 31 and 32; note 16	50	-	-	dB
SIF-AFC dete	ector (pin 8)					
l <sub>8</sub>	charging current		0.8	1.2	1.6	mA
	discharging current	normal mode AM	1	1.4	1.8	μA
		fast mode AM	60	85	110	μA
Intercarrier n	nixer (B/G standard) (pin 20)	ł	1	1	1	1
V <sub>o(rms)</sub>	IF intercarrier level (RMS value)	SC; note 17	-	see formula	_	mV
B_3	-3 dB intercarrier bandwidth	upper limit	7.5	9	-	MHz
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	-	2	-	mV
R <sub>20</sub>	output resistance	note 2	-	-	25	Ω
V <sub>20</sub>	DC output voltage		-	2.0	-	V
I <sub>int20</sub>	DC internal bias current for emitter-follower		1.5	1.9	-	mA
I <sub>20(max)(sink)</sub>	maximum AC and DC output sink current		1.1	1.5	_	mA
I <sub>20(max)(source)</sub>	maximum AC and DC output source current		3.0	3.5	-	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Limiter ampl	ifier (pin 17); see note 18				ł	
V <sub>i FM(rms)</sub>	input signal voltage for lock-in (RMS value)		-	-	100	μV
V <sub>i FM(rms)</sub>	input signal voltage (RMS value)	$\left(\frac{S+N}{N}\right) = 40 \text{ dB}$	_	300	400	μV
	allowed input signal voltage (RMS value)		200	-	-	mV
R <sub>17</sub>	input resistance	note 2	480	600	720	Ω
V <sub>17</sub>	DC input voltage		-	2.8	_	V
FM-PLL dete	ctor		1			·
f <sub>i FM(catch)</sub>	catching range of PLL	upper limit	7.0	-	_	MHz
, , ,		lower limit	_	_	4.0	MHz
f <sub>i FM(hold)</sub>	holding range of PLL	upper limit	9.0	-	_	MHz
		lower limit	_	_	3.5	MHz
t <sub>acqu</sub>	acquisition time		_	_	4	μs
FM operation	(B/G standard) (pin 12); see not	es 18 and 1818				
V <sub>o AF12(rms)</sub>	AF output signal voltage (RMS value)	without de-emphasis; short-circuit from pin 13 to pin 14; 27 kHz (54% FM deviation); see Fig.17 and note 19				
		R <sub>x</sub> = 470 Ω	200	250	300	mV
		R <sub>x</sub> = 0 Ω	400	500	600	mV
V <sub>o AF12(cl)</sub>	AF output clipping signal voltage level	THD < 1.5%	1.3	1.4	-	V
$\Delta f_{AF}$	frequency deviation	THD < 1.5%; note 19	_	-	53	kHz
$\Delta V_o$	temperature drift of AF output signal voltage		-	3	7	10 <sup>–3</sup> dB/K
V <sub>15</sub>	DC voltage at decoupling capacitor	voltage dependent on VCO frequency; note 20	1.2	-	3.0	V
R <sub>12</sub>	output resistance	note 2	-	-	100	Ω
V <sub>12</sub>	DC output voltage	tracked with supply voltage	-	<sup>1</sup> ∕ <sub>2</sub> V <sub>P</sub>	-	V
I <sub>12(max)(sink)</sub>	maximum AC and DC output sink current		_	_	1.1	mA
I <sub>12(max)(source)</sub>	maximum AC and DC output source current		_	_	1.1	mA
B_3	-3 dB video bandwidth	without de-emphasis; short-circuit from pin 13 to pin 14	100	125	-	kHz
	1	1 · · · · · · · · · · · · · · · · · · ·	1	1	1	-

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
S/N (W)	weighted signal-to-noise ratio	FM-PLL only; with 50 μs de-emphasis; 27 kHz (54% FM deviation); <i>"CCIR 468-4"</i>	55	60	-	dB
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	-	_	75	mV
α <sub>AM</sub>	AM suppression	50 $\mu$ s de-emphasis; AM: f = 1 kHz; m = 0.3 refer to 27 kHz (54% FM deviation)	46	50	_	dB
α <sub>12</sub>	mute attenuation of AF signal	B/G and L standard	70	75	-	dB
$\Delta V_{12}$	DC jump voltage of AF output terminal for switching AF output to mute state and vice versa	FM-PLL in lock mode	_	±50	±150	mV
PSRR	power supply ripple rejection at pin 12	$R_x = 470 \Omega$ ; see Fig.16	26	30	-	dB
AF performa	nce for FM operation (B/G stand	ard); see notes 21, 22 and 2	3; Table 1		·	
S/N (W)	weighted signal-to-noise ratio	PC/SC ratio at pins 1 and 2; 27 kHz (54% FM deviation); <i>"CCIR 468-4"</i>	27	-	-	dB
		black picture	45	51	-	dB
		white picture	45	51	-	dB
		6 kHz sine wave (black to white modulation)	40	46	-	dB
		sound carrier subharmonics; f = 2.75 MHz ±3 kHz	35	40	-	dB
AM operatio	n (L standard) (pin 12); see note 2	24				
Vo AF12(rms)	AF output signal voltage (RMS value)	54% modulation	400	500	600	mV
THD	total harmonic distortion	54% modulation; see Fig.15	-	0.5	1.0	%
B_3	-3 dB AF bandwidth		100	125	_	kHz
S/N (W)	weighted signal-to-noise ratio	"CCIR 468-4"; see Fig.14	47	53	-	dB
V <sub>12</sub>	DC potential voltage	tracked with supply voltage	_	<sup>1</sup> / <sub>2</sub> V <sub>P</sub>	-	V
PSRR	power supply ripple rejection	see Fig.16	22	25	_	dB

### TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Standard sw	ritch (pin 9); see also Table 2			ļ	1	1
V <sub>9</sub>	DC potential voltage for preferred settings					
	input voltage for negative standard	B/G standard; note 25	2.8	-	VP	V
	input voltage for negative standard	negative AGC OFF	1.3	-	2.3	V
	input voltage for positive standard	L standard	0	-	0.8	V
IIL	LOW level input current	V <sub>9</sub> = 0 V	190	250	310	μA
L/L accent s	witch (pin 11)				·	
V <sub>11</sub>	DC potential voltage for L standard VCO frequency switching					
	L standard	note 25	2.8	_	V <sub>P</sub>	V
	L/L accent standard and alignment		-	_	2.0	V
IIL	LOW level input current	V <sub>11</sub> = 0 V	150	200	250	μA

#### Notes

- 1. Values of video and sound parameters are decreased at  $V_P$  = 4.5 V.
- 2. This parameter is not tested during production and is only given as application information for designing the television receiver.
- 3. Loop bandwidth BL = 60 kHz (natural frequency  $f_n = 15$  kHz; damping factor d = 2; calculated with sync level within gain control range). Resonance circuit of VCO:  $Q_0 > 50$ ;  $C_{ext} = 8.2$  pF  $\pm 0.25$  pF;  $C_{int} \approx 8.5$  pF (loop voltage approximately 2.7 V).
- 4. Temperature coefficient of external LC-circuit is equal to zero.
- V<sub>i IF</sub> = 10 mV RMS; ∆f = 1 MHz (VCO frequency offset related to picture carrier frequency); white picture video modulation.
- 6. V<sub>i IF</sub> signal for nominal video signal.
- 7. Offset current measured between pin 7 and half of supply voltage (V<sub>P</sub> = 2.5 V) under the following conditions: no input signal at VIF input (pins 1 and 2) and VIF amplifier gain at minimum (V<sub>28</sub> = V<sub>P</sub>). Due to sample-and-hold mode of the FPLL in L standard, the leakage current of the loop filter capacitor (C = 220 nF) should not exceed 500 nA.
- 8. Measurements taken with SAW filter G1962 (sound shelf: 20 dB); loop bandwidth BL = 60 kHz.
  - a) Modulation VSB; sound carrier OFF; f<sub>video</sub> > 0.5 MHz.
  - b) Sound carrier ON; SIF SAW filter L9453; f<sub>video</sub> = 10 kHz to 10 MHz.
- 9. The 7 dB buffer gain accounts for 1 dB loss in the sound trap. Buffer output signal is typical 2 V (p-p), in event of CVBS video amplifier output typical 1 V (p-p). If no sound trap is applied a 330 Ω resistor must be connected from output to input (from pin 21 to pin 22).
- 10. The leakage current of the AGC capacitor should not exceed 1 µA at B/G standard respectively 10 nA current at L standard. Larger currents will increase the tilt.
- 11. S/N is the ratio of black-to-white amplitude to the black level noise voltage (RMS value, pin 10). B = 5 MHz weighted in accordance with "CCIR 567".

TDA9812

## Multistandard VIF-PLL and FM-PLL/AM demodulator

- 12. The intermodulation figures are defined:  $\alpha_{1.1} = 20 \log (V_0 \text{ at } 4.4 \text{ MHz/V}_0 \text{ at } 1.1 \text{ MHz}) + 3.6 \text{ dB}$ ;  $\alpha_{1.1}$  value at 1.1 MHz referenced to black/white signal;  $\alpha_{3.3} = 20 \log (V_0 \text{ at } 4.4 \text{ MHz/V}_0 \text{ at } 3.3 \text{ MHz})$ ;  $\alpha_{3.3}$  value at 3.3 MHz referenced to colour carrier.
- 13. Response speed valid for a VIF input level range of 200  $\mu V$  up to 70 mV.
- 14. To match the AFC output signal to different tuning systems a current source output is provided. The test circuit is given in Fig.12. The AFC-steepness can be changed by the resistors at pin 23.
- 15. Depending on the ratio  $\Delta C/C_0$  of the LC resonant circuit of VCO (Q > 50; see note 3;  $C_0 = C_{int} + C_{ext}$ ).
- 16. Source impedance: 2.3 k $\Omega$  in parallel to 12 pF (SAW filter); f<sub>IF</sub> = 38.9 MHz.
- 17. The intercarrier output signal at pin 20 can be calculated by the following formula taking into account the video output signal at pin 21 (V<sub>o video(p-p)</sub> = 1 V typical) as a reference:

$$V_{o(rms)} = 1V_{(p-p)} \times \frac{1}{2\sqrt{2}} \times 10^{\frac{V_{iSC}}{V_{iPC}}(dB) + 6 dB \pm 3 dB}}$$

with  $\frac{1}{2\sqrt{2}}$  = correction term for RMS value,

 $\frac{V_{iSC}}{V_{iPC}}$  (dB) = sound-to-picture carrier ratio at VIF input (pins 1 and 2) in dB,

6 dB = correction term of internal circuitry

and  $\pm 3 \text{ dB}$  = tolerance of video output and intercarrier output amplitude V<sub>o(rms)</sub>.

Example: SAW filter G1962 (sound shelf: 20 dB)  $\Rightarrow \frac{V_{iSC}}{V_{iPC}} = -27 \text{ dB} \Rightarrow V_{o(rms)} = 32 \text{ mV typical}.$ 

18. Input level for second IF from an external generator with 50  $\Omega$  source impedance. AC-coupled with 10 nF capacitor,  $f_{mod} = 1$  kHz, 27 kHz (54% FM deviation) of audio references. A VIF/SIF input signal is not permitted. Pins 8 and 28 have to be connected to positive supply voltage for minimum IF gain. S/N and THD measurements are taken at 50  $\mu$ s de-emphasis.

Second IF input level 10 mV RMS.

- 19. Measured with an FM deviation of 27 kHz the typical AF output signal is 500 mV RMS ( $R_x = 0 \Omega$ ; see Fig.17). By using  $R_x = 470 \Omega$  the AF output signal is attenuated by 6 dB (250 mV RMS). For handling an FM deviation of more than 53 kHz the AF output signal has to be reduced by using  $R_x$  in order to avoid clipping (THD < 1.5%). For an FM deviation up to 100 kHz an attenuation of 6 dB is recommended with  $R_x = 470 \Omega$ .
- 20. The leakage current of the decoupling capacitor (2.2  $\mu$ F) should not exceed 1  $\mu$ A.
- For all S/N measurements the used vision IF modulator has to meet the following specifications: Incidental phase modulation for black-to-white jump less than 0.5 degrees.
   Picture-to-sound carrier ratio; PC/SC = 13 dB; (transmitter).
   Sound shelf of VIF SAW filter: minimum 20 dB.
- 22. Measurements taken with SAW filter K6256 (Siemens) for vision and sound IF (sound shelf: 20 dB). Input level V<sub>i SIF</sub> = 10 mV RMS, 27 kHz (54% FM deviation).
- 23. The PC/SC ratio at pins 1 and 2 is calculated as the addition of TV transmitter PC/SC ratio and SAW filter PC/SC ratio. This PC/SC ratio is necessary to achieve the S/N(W) values as noted. A different PC/SC ratio will change these values.
- 24. Measurements taken with SAW filter L9453 (Siemens) for AM sound IF (suppressed picture carrier).
- 25. The input voltage has to be V > 2.8 V, or open-circuit.

## TDA9812


**Table 1**Input frequencies and carrier ratios

DESCRIPTION	SYMBOL	B/G STANDARD	L STANDARD	L/L ACCENT STANDARD	UNIT
Picture carrier	f <sub>pc</sub>	38.9	38.9	33.9	MHz
Sound carrier	f <sub>sc</sub>	33.4	32.4	40.4	MHz
Picture-to-sound carrier ratio	SC	13	10	10	dB


### Table 2 Switch logic


STANDARD SWITCH	SELECTED STANDARD	VIDEO POLARITY	FM-PLL	AF-AMPLIFIER
2.8 V to V <sub>P</sub>	B/G	negative	ON	FM
1.3 to 2.3 V	B/G, with external VIF AGC	negative	ON	FM
0 to 0.8 V	L	positive	OFF	AM















SC = Sound Carrier CC = Chrominance Carrier PC = Picture Carrier all with respect to sync level. The sound carrier levels take into account a sound shelf attenuation of 20 dB (SWIF G1962).


Fig.11 Input signal conditions.













TDA9812

## Multistandard VIF-PLL and FM-PLL/AM demodulator

## INTERNAL CIRCUITRY



### **APPLICATION INFORMATION**




TDA9812

95-02-04

## Multistandard VIF-PLL and FM-PLL/AM demodulator


#### **PACKAGE OUTLINES**

### SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)



SOT232-1

### TDA9812



## Multistandard VIF-PLL and FM-PLL/AM demodulator

#### SOLDERING

#### Plastic dual in-line packages

#### BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

#### Plastic small outline packages

#### BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

#### BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45  $^\circ$ C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to  $300 \,^{\circ}$ C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320  $^{\circ}$ C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

TDA9812

#### DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information			

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.