# Serial-In Parallel-Out Shift Register

The SN74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL products.

- Typical Shift Frequency of 35 MHz
- Asynchronous Master Reset
- Gated Serial Data Input
- Fully Synchronous Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects
- ESD > 3500 Volts

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Мах	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
Т <sub>А</sub>	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current – High			-0.4	mA
IOL	Output Current – Low			8.0	mA



# ON Semiconductor<sup>™</sup>

http://onsemi.com

LOW POWER SCHOTTKY



PLASTIC N SUFFIX CASE 646



SOIC D SUFFIX CASE 751A



SOEIAJ M SUFFIX CASE 965

### **ORDERING INFORMATION**

Device	Package	Shipping
SN74LS164N	14 Pin DIP	2000 Units/Box
SN74LS164D	SOIC-14	55 Units/Rail
SN74LS164DR2	SOIC-14	2500/Tape & Reel
SN74LS164M	SOEIAJ-14	See Note 1
SN74LS164MEL	SOEIAJ-14	See Note 1

 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same

pinouts (Connection Diagram) as the Dual In-Line Package.

		LOADING (Note a)		
PIN NAMES		HIGH	LOW	
A, B <u>CP</u> MR Q <sub>0</sub> - Q <sub>7</sub>	Data Inputs Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Outputs	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5 U.L.	

NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu\text{A}$  HIGH/1.6 mA LOW.

#### LOGIC SYMBOL



V<sub>CC</sub> = PIN 14 GND = PIN 7



#### FUNCTIONAL DESCRIPTION

The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q0 the logical AND of the two data inputs  $(A \bullet B)$  that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

OPERATING	_	INPUTS		OUTPUTS		
MODE	MR	Α	В	Q <sub>0</sub>	Q <sub>1</sub> –Q <sub>7</sub>	
Reset (Clear)	L	Х	Х	L	L–L	
Shift	тттт	l l h	l h l		q0 - q6 q0 - q6 q0 - q6 q0 - q6 q0 - q6	

L (I) = LOW Voltage Levels H (h) = HIGH Voltage Levels

X = Don't Care

qn = Lower case letters indicate the state of the referenced input or output one

set-up time prior to the LOW to HIGH clock transition.

# DC CHARACTERISTICS OVER OPERATING

TEMPERATURE RANGE (unless otherwise specified)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test C	onditions
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
VOH	Output HIGH Voltage	2.7	3.5		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table	
			0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	vIN = VIH or VIL per Truth Table
1				20	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
ЧН	Input HIGH Current			0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
۱ <sub>IL</sub>	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
IOS	Short Circuit Current (Note 2)	-20		-100	mA	V <sub>CC</sub> = MAX	
ICC	Power Supply Current			27	mA	V <sub>CC</sub> = MAX	

2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS (T<sub>A</sub> = $25^{\circ}$ C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	36		MHz	
<sup>t</sup> PHL	Propagation Delay MR to Output Q		24	36	ns	V <sub>CC</sub> = 5.0 V CL = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Output Q		17 21	27 32	ns	

# AC SETUP REQUIREMENTS (T<sub>A</sub> = $25^{\circ}$ C)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
tW	CP, MR Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time	15			ns		
th	Data Hold Time	5.0			ns	VCC = 5.0 V	
trec	MR to Clock Recovery Time	20			ns		

#### AC WAVEFORMS

\*The shaded areas indicate when the input is permitted to change for predictable output performance.



CONDITIONS: MR = H





Figure 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time





### PACKAGE DIMENSIONS

2.54 BSC 1.32 2.41

 0.20
 0.00

 2.92
 3.43

 7.37
 7.87

10°

0.20 0.38

10°



#### http://onsemi.com 6

# PACKAGE DIMENSIONS



NOTES:

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0 °	7°	
Р	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

#### PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5. DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
0.50	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10 °	
Q <sub>1</sub>	0.70	0.90	0.028	0.035	
Z		1.42		0.056	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.